

Embedded Microcontrollers

MCS[®] 48
Microcontroller
Family

MCS[®] 51
Microcontroller
Family

MCS[®] 96
*Microcontroller
Family*





LITERATURE

To order Intel literature or obtain literature pricing information in the U.S. and Canada call or write Intel Literature Sales. In Europe and other international locations, please contact your **local** sales office or distributor.

INTEL LITERATURE SALES
P.O. Box 7641
Mt. Prospect, IL 60056-7641

In the U.S. and Canada
call toll free
(800) 548-4725

This 800 number is for external customers only.

CURRENT HANDBOOKS

Product line handbooks contain data sheets, application notes, article reprints and other design information. All handbooks can be ordered individually, and most are available in a pre-packaged set in the U.S. and Canada.

Title	Intel Order Number	ISBN
SET OF FOURTEEN HANDBOOKS (Available in U.S. and Canada)	231003	N/A
CONTENTS LISTED BELOW FOR INDIVIDUAL ORDERING:		
CONNECTIVITY	231658	1-55512-202-7
EMBEDDED MICROCONTROLLERS	270646	1-55512-203-5
EMBEDDED MICROPROCESSORS	272396	1-55512-204-3
FLASH MEMORY (2 volume set)	210830	1-55512-214-0
MICROPROCESSORS, VOL. 1: Intel386™ 80286 & 8086 MICROPROCESSORS	230843	1-55512-196-9
MICROPROCESSORS, VOL. 2: Intel486™ MICROPROCESSORS	241731	1-55512-197-7
MICROPROCESSORS, VOL. 3: PENTIUM™ PROCESSORS	241732	1-55512-198-5
i750®, i860™, i960® PROCESSORS AND RELATED PRODUCTS	272084	1-55512-217-5
OEM BOARDS, SYSTEMS & SOFTWARE	280407	1-55512-201-9
PACKAGING	240800	1-55512-208-6
PERIPHERAL COMPONENTS	296467	1-55512-207-8
PRODUCT OVERVIEW	210846	N/A
PROGRAMMABLE LOGIC	296083	1-55512-206-X
NETWORKING	297360	1-55512-220-5
ADDITIONAL LITERATURE: (Not included in handbook set)		
AUTOMOTIVE PRODUCTS	231792	1-55512-212-4
COMPONENTS QUALITY/RELIABILITY	210997	1-55512-132-2
CUSTOMER LITERATURE GUIDE	210620	N/A
EMBEDDED APPLICATIONS (1993/94)	270648	1-55512-179-9
INTERNATIONAL LITERATURE GUIDE (Available in Europe only)	E00029	N/A
MILITARY AND SPECIAL PRODUCTS (2 volume set)	210461	1-55512-213-2
SYSTEMS QUALITY/RELIABILITY	231762	1-55512-046-6


Embedded Microcontrollers

For 8-bit price performance in an embedded controller, the MCS 48 and 51 controllers are the popular choice. If you need the performance of 16-bits, the industry standard MCS 96 product line may be the answer.

We have combined all of the technical information for these three world-standard architectures into one comprehensive volume. This handbook contains complete product specifications, data sheets and architecture descriptions.

intel®

Order Number: 270646-006
Printed in USA/194/30K/RRD/DP
Semiconductor Product Groups



ISBN 1-55512-203-5



90000

9 781555 122034



EMBEDDED MICROCONTROLLERS

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Intel Corporation and Intel's RASBPATH are not affiliated with Intel's RASBPATH, a Division of Excelsior, Inc. or its RASBPATH.

1994

Intel Corporation and Intel's RASBPATH are not affiliated with Intel's RASBPATH, a Division of Excelsior, Inc. or its RASBPATH.

*Other brands and names are the property of their respective owners.

Additional copies of this document or other Intel literature may be obtained from:

Intel Corporation

Attention: Sales

P.O. Box 7841

McFerguson, IL 60052-7841

or call 1-800-527-4682

Intel Corporation 1994



EMBEDDED MICROCONTROLLERS

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

MDS is an ordering code only and is not used as a product name or trademark of Intel Corporation.

Intel Corporation and Intel's FASTPATH are not affiliated with Kinetics, a division of Excelan, Inc. or its FASTPATH trademark or products.

*Other brands and names are the property of their respective owners.

Additional copies of this document or other Intel literature may be obtained from:

Intel Corporation
Literature Sales
P.O. Box 7641
Mt. Prospect, IL 60056-7641
or call 1-800-879-4683

©INTEL CORPORATION, 1993

LGCPY1/100693

DATA SHEET DESIGNATIONS

Intel uses various data sheet markings to designate each phase of the document as it relates to the product. The marking appears in the upper, right-hand corner of the data sheet. The following is the definition of these markings:

Data Sheet Marking	Description
Product Preview	Contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product becomes available.
Advanced Information	Contains information on products being sampled or in the initial production phase of development.*
Preliminary	Contains preliminary information on new products in production.*
No Marking	Contains information on products in full production.*

*Specifications within these data sheets are subject to change without notice. Verify with your local Intel sales office that you have the latest data sheet before finalizing a design.



MCS® 48 Microcontrollers

1

MCS® 51 Microcontrollers

2

8XC152JX Data Sheet

3

The RUPI Family

4

CAN 82527 Controller

5

**MCS® 96 Microcontroller
Architectural Overview and
Quick References**

6

8X9X Data Sheets

7

**8XC19X and
8XC196KB/KC/KD
Data Sheets**

8

**8XC196KR/KQ/JR/JQ
Data Sheet**

9

**8XC196NT and 8XC196KT
Data Sheets and Application
Note**

10

**8XC196MC/MD
Data Sheets**

11

**MCS® 51 and MCS® 96
Microcontroller Packaging
Information**

12

Table of Contents

Alphanumeric Index	xiv
MCS® 48 MICROCONTROLLER FAMILY	
Chapter 1	
The Single Component MCS 48 System	1-1
MCS® 48 Microcontroller Single Component System, Expanded System and Instruction Set information can be found in the <i>MCS® 48 Microcontroller Family User's Manual</i> (Document Order Number: 272382)	
MCS® 48 MICROCONTROLLER DATA SHEETS	
8243 MCS 48 Input/Output Expander	1-20
P8748H/P8749H/8048AH/8035AHL/8049AH/8039AHL/8050AH/8040AHL	
HMOS Single Component 8-Bit Microcontroller	1-27
D8748H/D8749H HMOS-E Single-Component 8-Bit Microcontroller	1-40
P8049KB HMOS Single-Component 8-Bit Microcontroller	1-52
MCS 48 Express	1-64
MCS® 51 MICROCONTROLLER FAMILY	
Chapter 2	
MCS 51 Family of Microcontrollers Architectural Overview	2-1
The MCS® 51 Family of Microcontrollers Architectural Overview, Programmer's Guide and Instruction Set, 8051, 8052 and 80C51 Hardware Description, 8XC52/54/58 Hardware Description, 8XC51FX Hardware Description, 87C51GB Hardware Description, and 83C152 Hardware Description can be found in the <i>MCS® 51 Microcontroller Family User's Manual</i> (Document Order Number: 272383)	
MCS® 51 MICROCONTROLLER DATA SHEETS	
MCS 51 8-Bit Control-Oriented Microcontrollers	2-21
8XC52/54/58 CHMOS Single-Chip 8-Bit Commercial/Express Microcontrollers ...	2-42
87C51/80C51BH/80C31BH CHMOS Single-Chip 8-Bit Commercial/Express	
Microcontrollers	2-62
8XC51FX CHMOS Single-Chip 8-Bit Commercial/Express Microcontrollers	2-84
8XL51FX Commercial/Express Low Voltage CHMOS Single-Chip 8-Bit	
Microcontrollers	2-106
8XC51GB CHMOS Single-Chip 8-Bit Commercial/Express Microcontrollers	2-125
MCS® 51 MICROCONTROLLER APPLICATION NOTE (1994 ADDITION)	
AP-476 How to Implement 12C Serial Communication	2-147
For additional Application Note information, reference the 1993/1994 <i>Embedded Applications Handbook</i> (Document Order Number: 270648)	
Chapter 3	
8XC152JX DATA SHEET	
8XC152JA/JB/JC/JD Universal Communication Controller 8-Bit Microcontroller ..	3-1
MCS® 51 Microcontroller Development Tools information is now available in the <i>Development Tools Handbook</i> (Document Order Number: 272326)	
THE RUPI FAMILY	
Chapter 4	
The RUPI-44 Family: Microcontroller with On-Chip Communication Controller	4-1
8044 Architecture	4-9
The following are now available as separate CD-ROM documents.	
The RUPI-44 Serial Interface Unit (Document Order Number: 296165)	
8044 Application Examples (Document Order Number: 296166)	
8044 DATA SHEET	
8044AH/8344AH/8744H High Performance 8-Bit Microcontroller with On-Chip	
Serial Communication Controller	4-19

Table of Contents (Continued)

CAN 82527 CONTROLLER

Chapter 5

82527 DATA SHEET

82527 Serial Communications Controller (Controller Area Network Protocol) 5-1

82527 DEVELOPMENT TOOL

EV82527 Evaluation Kit 5-21

MCS® 96 MICROCONTROLLER FAMILY

Chapter 6

MCS 96 Architectural Overview 6-1

MCS 96 A/D Converter Quick Reference 6-15

The following are now available as separate printed documents.

8X9X Quick Reference (Document Order Number: 272110)

8XC196KB Quick Reference (Document Order Number: 272111)

8XC196KC Quick Reference (Document Order Number: 272112)

8XC196KD Quick Reference (Document Order Number: 272265)

8XC196KR Quick Reference (Document Order Number: 272113)

8XC196KT Quick Reference (Document Order Number: 272269)

8XC196MC Quick Reference (Document Order Number: 272114)

8XC196NT Quick Reference (Document Order Number: 272270)

Chapter 7

8X9X DATA SHEETS

809XBH/839XBH/879XBH Commercial/Express HMOS Microcontroller 7-1

8097JF/8397JF/8797JF Commercial/Express HMOS Microcontroller 7-23

8098/8398/8798 Commercial/Express HMOS Microcontroller 7-42

Chapter 8

8XC196KB/KC/KD DATA SHEETS

80C196KB10/83C196KB10/80C196KB12/83C196KB12 Commercial/Express

CHMOS Microcontroller 8-1

80C198/83C198/80C194/83C194 Commercial/Express CHMOS Microcontroller . 8-22

8XC196KB/8XC196KB16 Commercial/Express CHMOS Microcontroller 8-38

8XC198 Commercial/Express CHMOS Microcontroller 8-60

8XC196KC/8XC196KC20 Commercial/Express CHMOS Microcontroller 8-79

8XC196KD/8XC196KD20 Commercial CHMOS Microcontroller 8-105

8XL196KD Commercial CHMOS Microcontroller 8-130

For additional 8XC196KB/KC/KD information, reference the *8XC196KX Family*

User's Manual (Document Order Number: 272258)

Chapter 9

8XC196KR/KQ/JR/JQ DATA SHEET

8XC196KR/KQ/JR/JQ Commercial/Express CHMOS Microcontroller 9-1

For additional 8XC196KR information, reference the *8XC196KR User's Manual*

(Document Order Number: 270952)

Chapter 10

8XC196NT AND 8XC196KT DATA SHEETS

8XC196NT CHMOS Microcontroller with 1 Mbyte Linear Address Space 10-1

8XC196KT Commercial CHMOS Microcontroller 10-32

8XC196NT APPLICATION NOTE (1994 ADDITION)

AP-475 Using the 8XC196NT 10-63

For additional Application Note information, reference the 1993/1994 *Embedded*

Applications Handbook (Document Order Number: 270648)

Chapter 11

8XC196MC/MD DATA SHEETS

87C196MC Industrial Motor Control Microcontroller 11-1

Table of Contents (Continued)

8XC196MD Industrial Motor Control Microcontroller	11-23
For additional 8XC196MC information, reference the <i>8XC196MC User's Manual</i> (Document Order Number: 272181)	
MCS® 96 Development Tools information is now available in the <i>Development Tools Handbook</i> (Document Order Number: 272326)	
Chapter 12	
MCS® 51 AND MCS® 96 MICROCONTROLLER PACKAGING INFORMATION	
MCS 51 and MCS 96 Packaging Information	12-1

Alphanumeric Index

8044 Architecture	4-9
8044AH/8344AH/8744H High Performance 8-Bit Microcontroller with On-Chip Serial Communication Controller	4-19
8097JF/8397JF/8797JF Commercial/Express HMOS Microcontroller	7-23
8098/8398/8798 Commercial/Express HMOS Microcontroller	7-42
809XBH/839XBH/879XBH Commercial/Express HMOS Microcontroller	7-1
80C196KB10/83C196KB10/80C196KB12/83C196KB12 Commercial/Express CHMOS Microcontroller	8-1
80C198/83C198/80C194/83C194 Commercial/Express CHMOS Microcontroller	8-22
8243 MCS 48 Input/Output Expander	1-20
82527 Serial Communications Controller (Controller Area Network Protocol)	5-1
87C196MC Industrial Motor Control Microcontroller	11-1
87C51/80C51BH/80C31BH CHMOS Single-Chip 8-Bit Commercial/Express Microcontrollers	2-62
8XC152JA/JB/JC/JD Universal Communication Controller 8-Bit Microcontroller	3-1
8XC196KB/8XC196KB16 Commercial/Express CHMOS Microcontroller	8-38
8XC196KC/8XC196KC20 Commercial/Express CHMOS Microcontroller	8-79
8XC196KD/8XC196KD20 Commercial CHMOS Microcontroller	8-105
8XC196KR/KQ/JR/JQ Commercial/Express CHMOS Microcontroller	9-1
8XC196KT Commercial CHMOS Microcontroller	10-32
8XC196MD Industrial Motor Control Microcontroller	11-23
8XC196NT CHMOS Microcontroller with 1 Mbyte Linear Address Space	10-1
8XC198 Commercial/Express CHMOS Microcontroller	8-60
8XC51FX CHMOS Single-Chip 8-Bit Commercial/Express Microcontrollers	2-84
8XC51GB CHMOS Single-Chip 8-Bit Commercial/Express Microcontrollers	2-125
8XC52/54/58 CHMOS Single-Chip 8-Bit Commercial/Express Microcontrollers	2-42
8XL196KD Commercial CHMOS Microcontroller	8-130
8XL51FX Commercial/Express Low Voltage CHMOS Single-Chip 8-Bit Microcontrollers ..	2-106
AP-475 Using the 8XC196NT	10-63
AP-476 How to Implement 1 ² C Serial Communication	2-147
D8748H/D8749H HMOS-E Single-Component 8-Bit Microcontroller	1-40
EV82527 Evaluation Kit	5-21
MCS 48 Express	1-64
MCS 51 8-Bit Control-Oriented Microcontrollers	2-21
MCS 51 and MCS 96 Packaging Information	12-1
MCS 51 Family of Microcontrollers Architectural Overview	2-1
MCS 96 A/D Converter Quick Reference	6-15
MCS 96 Architectural Overview	6-1
P8049KB HMOS Single-Component 8-Bit Microcontroller	1-52
P8748H/P8749H/8048AH/8035AHL/8049AH/8039AHL/8050AH/8040AHL HMOS Single Component 8-Bit Microcontroller	1-27
The RUPI-44 Family: Microcontroller with On-Chip Communication Controller	4-1
The Single Component MCS 48 System	1-1

MCS[®] 48 Microcontrollers

1

1

1.0 INTRODUCTION

Sections 2 through 5 describe in detail the functional characteristics of the 8748H and 8749H EPROM, 8048AH/8049AH/8050AH ROM, and 8035AHL/8039AHL/8040-AHL CPU only single component microcomputers. Unless otherwise noted, details within these sections apply to all versions. This chapter is limited to those functions useful in single-chip implementations of the MCS[®]-48. The Chapter on the Expanded MCS[®]-48 System discusses functions which allow expansion of program memory, data memory, and input output capability.

2.0 ARCHITECTURE

The following sections break the MCS-48 Family into functional blocks and describe each in detail. The following description will use the 8048AH as the representative product for the family. See Figure 1.

2.1 Arithmetic Section

The arithmetic section of the processor contains the basic data manipulation functions of the 8048AH and can be divided into the following blocks:

- Arithmetic Logic Unit (ALU)
- Accumulator
- Carry Flag
- Instruction Decoder

In a typical operation data stored in the accumulator is combined in the ALU with data from another source on the internal bus (such as a register or I/O port) and the result is stored in the accumulator or another register.

The following is more detailed description of the function of each block.

INSTRUCTION DECODER

The operation code (op code) portion of each program instruction is stored in the Instruction Decoder and converted to outputs which control the function of each of the blocks of the Arithmetic Section. These lines control the source of data and the destination register as well as the function performed in the ALU.

ARITHMETIC LOGIC UNIT

The ALU accepts 8-bit data words from one or two sources and generates an 8-bit result under control of the Instruction Decoder. The ALU can perform the following functions:

- Add With or Without Carry
- AND, OR, Exclusive OR
- Increment/Decrement
- Bit Complement
- Rotate Left, Right
- Swap Nibbles
- BCD Decimal Adjust

If the operation performed by the ALU results in a value represented by more than 8 bits (overflow of most significant bit), a Carry Flag is set in the Program Status Word.

ACCUMULATOR

The accumulator is the single most important data register in the processor, being one of the sources of input to the ALU and often the destination of the result of operations performed in the ALU. Data to and from I/O ports and memory also normally passes through the accumulator.

2.2 Program Memory

Resident program memory consists of 1024, 2048, or 4096 words eight bits wide which are addressed by the program counter. In the 8748H and the 8749H this memory is user programmable and erasable EPROM; in the 8048AH/8049AH/8050AH the memory is ROM which is mask programmable at the factory. The 8035AHL/8039AHL/8040AHL has no internal program memory and is used with external memory devices. Program code is completely interchangeable among the various versions. To access the upper 2K of program memory in the 8050AH, and other MCS-48 devices, a select memory bank and a JUMP or CALL instruction must be executed to cross the 2K boundary.

There are three locations in Program Memory of special importance as shown in Figure 2.

LOCATION 0

Activating the Reset line of the processor causes the first instruction to be fetched from location 0.


LOCATION 3

Activating the Interrupt input line of the processor (if interrupt is enabled) causes a jump to subroutine at location 3.

LOCATION 7

A timer/counter interrupt resulting from timer counter overflow (if enabled) causes a jump to subroutine at location 7.

Therefore, the first instruction to be executed after initialization is stored in location 0, the first word of an external interrupt service subroutine is stored in location 3, and the first word of a timer/counter service routines



is stored in location 7. Program memory can be used to store constants as well as program instructions. Instructions such as MOVP and MOVP3 allow easy access to data "lookup" tables.




Figure 2. Program Memory Map

2.3 Data Memory

Resident data memory is organized as 64, 128, or 256 by 8-bits wide in the 8048AH, 8049AH and 8050AH. All locations are indirectly addressable through either of two RAM Pointer Registers which reside at address 0 and 1 of the register array. In addition, as shown in Figure 3, the first 8 locations (0-7) of the array are designated as working registers and are directly addressable by several instructions. Since these registers are more easily addressed, they are usually used to store frequently accessed intermediate results. The DJNZ instruction makes very efficient use of the working registers as program loop counters by allowing the programmer to decrement and test the register in a single instruction.

By executing a Register Bank Switch instruction (SEL RB) RAM locations 24-31 are designated as the working

registers in place of locations 0-7 and are then directly addressable. This second bank of working registers may be used as an extension of the first bank or reserved for use during interrupt service subroutines allowing the registers of Bank 0 used in the main program to be instantly "saved" by a Bank Switch. Note that if this second bank is not used, locations 24-31 are still addressable as general purpose RAM. Since the two RAM pointer Registers R0 and R1 are a part of the working register array, bank switching effectively creates two more pointer registers (R0' and R1') which can be used with R0 and R1 to easily access up to four separate working areas in RAM at one time. RAM locations (8-23) also serve a dual role in that they contain the program counter stack as explained in Section 2.6. These locations are addressed by the Stack Pointer during subroutine calls as well as by RAM Pointer Registers R0 and R1. If the level of subroutine nesting is less than 8, all stack registers are not required and can be used as general purpose RAM locations. Each level of subroutine nesting not used provides the user with two additional RAM locations.




Figure 3. Data Memory Map




Figure 4. "Quasi-bidirectional" Port Structure

The 8048AH has 27 lines which can be used for input or output functions. These lines are grouped as 3 ports of 8 lines each which serve as either inputs, outputs or bidirectional ports and 3 'test' inputs which can alter program sequences when tested by conditional jump instructions.

PORTS 1 AND 2

Ports 1 and 2 are each 8 bits wide and have identical characteristics. Data written to these ports is statically latched and remains unchanged until rewritten. As input ports these lines are non-latching, i.e., inputs must be present until read by an input instruction. Inputs are fully TTL compatible and outputs will drive one standard TTL load.

The lines of ports 1 and 2 are called quasi-bidirectional because of a special output circuit structure which allows each line to serve as an input, and output, or both even though outputs are statically latched. Figure 4 shows the circuit configuration in detail. Each line is continuously pulled up to VCC through a resistive device of relatively high impedance.

This pullup is sufficient to provide the source current for a TTL high level yet can be pulled low by a standard TTL gate thus allowing the same pin to be used for both input and output. To provide fast switching times in a '0' to '1' transition a relatively low impedance device is switched in momentarily ($\approx 1/5$ of a machine cycle) whenever a '1' is written to the line. When a '0' is written to the line a low impedance device overcomes the light pullup and provides TTL current sinking capability. Since the pulldown transistor is a low impedance device a '1' must first be written to any line which is to be used as an input. Reset initializes all lines to the high impedance '1' state.

It is important to note that the ORL and the ANL are read/write operations. When executed, the μC "reads" the port, modifies the data according to the instruction, then "writes" the data back to the port. The "writing" (essentially an OUTL instruction) enables the low impedance pull-up momentarily again even if the data was unchanged from a '1'. This specifically applies to configurations that have inputs and outputs mixed together on the same port. See also section 8 in the Expanded MCS-48 System chapter.

BUS

Bus is also an 8-bit port which is a true bidirectional port with associated input and output strobes. If the bidirectional feature is not needed, Bus can serve as either a

Input and output lines on this port cannot be mixed however.

As a static port, data is written and latched using the OUTL instruction and inputted using the INS instruction. The INS and OUTL instructions generate pulses on the corresponding RD and WR output strobe lines; however, in the static port mode they are generally not used. As a bidirectional port the MOVX instructions are used to read and write the port. A write to the port generates a pulse on the WR output line and output data is valid at the trailing edge of WR. A read of the port generates a pulse on the RD output line and input data must be valid at the trailing edge of RD. When not being written or read, the BUS lines are in a high impedance state. See also sections 7 and 8 in the Expanded MCS-48 System chapter.

2.5 Test and INT Inputs

Three pins serve as inputs and are testable with the conditional jump instruction. These are T0, T1, and INT. These pins allow inputs to cause program branches without the necessity to load an input port into the accumulator. The T0, T1, and INT pins have other possible functions as well. See the pin description in Section 3.

2.6 Program Counter and Stack

The Program Counter is an independent counter while the Program Counter Stack is implemented using pairs of registers in the Data Memory Array. Only 10, 11, or 12 bits of the Program Counter are used to address the 1024, 2048, or 4096 words of on-board program memory of the 8048AH, 8049AH, or 8050AH, while the most significant bits can be used for external Program Memory fetches. See Figure 5. The Program Counter is initialized to zero by activating the Reset line.




Figure 5. Program Counter

An interrupt or CALL to a subroutine causes the contents of the program counter to be stored in one of the 8 register pairs of the Program Counter Stack as shown in Figure 6. The pair to be used is determined by a 3-bit Stack Pointer which is part of the Program Status Word (PSW).




Figure 6. Program Counter Stack

Data RAM locations 8-23 are available as stack registers and are used to store the Program Counter and 4 bits of PSW as shown in Figure 6. The Stack Pointer when initialized to 000 points to RAM locations 8 and 9. The first subroutine jump or interrupt results in the program counter contents being transferred to locations 8 and 9 of the RAM array. The stack pointer is then incremented by one to point to locations 10 and 11 in anticipation of another CALL. Nesting of subroutines within subroutines can continue up to 8 times without overflowing the stack. If overflow does occur the deepest address stored (locations 8 and 9) will be overwritten and lost since the stack pointer overflows from 111 to 000. It also underflows from 000 to 111.

The end of a subroutine, which is signalled by a return instruction (RET or RETR), causes the Stack Pointer to be decremented and the contents of the resulting register pair to be transferred to the Program Counter.

2.7 Program Status Word

An 8-bit status word which can be loaded to and from the accumulator exists called the Program Status Word (PSW). Figure 7 shows the information available in

the word. The Program Status Word is actually a collection of flip-flops throughout the machine which can be read or written as a whole. The ability to write to PSW allows for easy restoration of machine status after a power down sequence.




Figure 7. Program Status Word (PSW)

The upper four bits of PSW are stored in the Program Counter Stack with every call to subroutine or interrupt vector and are optionally restored upon return with the RETR instruction. The RET return instruction does not update PSW.

The PSW bit definitions are as follows:

Bits 0-2: Stack Pointer bits (S_0 , S_1 , S_2)

Bit 3: Not used ('1' level when read)

Bit 4: Working Register Bank Switch Bit (BS)
0 = Bank 0
1 = Bank 1

Bit 5: Flag 0 bit (F0) user controlled flag which can be complemented or cleared, and tested with the conditional jump instruction JF0.

Bit 6: Auxiliary Carry (AC) carry bit generated by an ADD instruction and used by the decimal adjust instruction DA A.

Bit 7: Carry (CY) carry flag which indicates that the previous operation has resulted in overflow of the accumulator.

2.8 Conditional Branch Logic

The conditional branch logic within the processor enables several conditions internal and external to the processor to be tested by the users program. By using the conditional jump instruction the conditions that are listed in Table 1 can effect a change in the sequence of the program execution.

Table 1

Device Testable	Jump Conditions (Jump On)	
	All zeros	not all zeros
Accumulator	—	1
Accumulator Bit	—	1
Carry Flag	0	1
User Flags (F0, F1)	—	1
Timer Overflow Flag	—	1
Test Inputs (T0, T1)	0	1
Interrupt Input (INT)	0	—

2.9 Interrupt

An interrupt sequence is initiated by applying a low "0" level input to the INT pin. Interrupt is level triggered and active low to allow "WIRE ORing" of several interrupt sources at the input pin. Figure 8 shows the interrupt logic of the 8048AH. The Interrupt line is sampled every instruction cycle and when detected causes a "call to subroutine" at location 3 in program memory as soon as all cycles of the current instruction are complete. On 2-cycle instructions the interrupt line is sampled on the 2nd cycle only. INT must be held low for at least 3 machine cycles to ensure proper interrupt operations. As in any CALL to subroutine, the Program Counter and Program Status word are saved in the stack. For a description of this operation see the previous section, Program Counter and Stack. Program Memory location 3 usually contains an unconditional jump to an interrupt service subroutine elsewhere in program memory. The end of an interrupt service subroutine is signalled by the execution of a Return and Restore Status instruction RETR. The interrupt system is single level in that once an interrupt is detected all further interrupt requests are ignored until execution of an RETR reenables the interrupt input logic. This occurs at the beginning of the second cycle of the RETR instruction. This sequence holds true also for an internal interrupt generated by timer overflow. If an internal timer/counter generated interrupt and an external interrupt are detected at the same time, the external source will be recognized. See the following Timer/Counter section for a description of timer interrupt. If needed, a second external interrupt can be created by enabling the timer/counter interrupt, loading FFH in the Counter (ones less than terminal count), and enabling the event counter mode. A "1" to "0" transition on the T1 input will then cause an interrupt vector to location 7.

INTERRUPT TIMING

The interrupt input may be enabled or disabled under Program Control using the EN I and DIS I instructions. Interrupts are disabled by Reset and remain so until en-

abled by the users program. An interrupt request must be removed before the RETR instruction is executed upon return from the service routine otherwise the processor will re-enter the service routine immediately. Many peripheral devices prevent this situation by resetting their interrupt request line whenever the processor accesses (Reads or Writes) the peripherals data buffer register. If the interrupting device does not require access by the processor, one output line of the 8048AH may be designated as an "interrupt acknowledge" which is activated by the service subroutine to reset the interrupt request. The INT pin may also be tested using the conditional jump instruction JNI. This instruction may be used to detect the presence of a pending interrupt before interrupts are enabled. If interrupt is left disabled, INT may be used as another test input like T0 and T1.

2.10 Timer/Counter

The 8048AH contains a counter to aid the user in counting external events and generating accurate time delays without placing a burden on the processor for these functions. In both modes the counter operation is the same, the only difference being the source of the input to the counter. The timer/event counter is shown in Figure 9.

COUNTER

The 8-bit binary counter is presettable and readable with two MOV instructions which transfer the contents of the accumulator to the counter and vice versa. The counter content may be affected by Reset and should be initialized by software. The counter is stopped by a Reset or STOP TCNT instruction and remains stopped until started as a timer by a START T instruction or as an event counter by a START CNT instruction. Once started the counter will increment to this maximum count (FF) and overflow to zero continuing its count until stopped by a STOP TCNT instruction or Reset.

The increment from maximum count to zero (overflow) results in the setting of an overflow flag flip-flop and in the generation of an interrupt request. The state of the overflow flag is testable with the conditional jump instruction JTF. The flag is reset by executing a JTF or by Reset. The interrupt request is stored in a latch and then ORED with the external interrupt input INT. The timer interrupt may be enabled or disabled independently of external interrupt by the EN TCNT1 and DIS TCNT1 instructions. If enabled, the counter overflow will cause a subroutine call to location 7 where the timer or counter service routine may be stored.

If timer and external interrupts occur simultaneously, the external source will be recognized and the Call will be to




Figure 8. Interrupt Logic




Figure 9. Timer/Event Counter

location 3. Since the timer interrupt is latched it will remain pending until the external device is serviced and immediately be recognized upon return from the service routine. The pending timer interrupt is reset by the Call to location 7 or may be removed by executing a DIS TCNT1 instruction.

AS AN EVENT COUNTER

Execution of a START CNT instruction connects the T1 input pin to the counter input and enables the counter. The T1 input is sampled at the beginning of state 3 or in later MCS-48 devices in state time 4. Subsequent high to low transitions on T1 will cause the counter to increment. T1 must be held low for at least 1 machine cycle to insure it won't be missed. The maximum rate at which the counter may be incremented is once per three instruction cycles (every 5.7 μ sec when using an 8 MHz crystal) — there is no minimum frequency. T1 input must remain high for at least 1/5 machine cycle after each transition.

AS A TIMER

Execution of a START T instruction connects an internal clock to the counter input and enables the counter. The internal clock is derived bypassing the basic machine cycle clock through a $\div 32$ prescaler. The prescaler is reset during the START T instruction. The resulting clock increments the counter every 32 machine cycles. Various delays from 1 to 256 counts can be obtained by presetting the counter and detecting overflow. Times longer than 256 counts may be achieved by accumulating multiple overflows in a register under software control. For time res-

olution less than 1 count an external clock can be applied to the T1 input and the counter operated in the event counter mode. ALE divided by 3 or more can serve as this external clock. Very small delays or "fine tuning" of larger delays can be easily accomplished by software delay loops.

Often a serial link is desirable in an MCS-48 family member. Table 2 lists the timer counts and cycles needed for a specific baud rate given a crystal frequency.

2.11 Clock and Timing Circuits

Timing generation for the 8048AH is completely self-contained with the exception of a frequency reference which can be XTAL, ceramic resonator, or external clock source. The Clock and Timing circuitry can be divided into the following functional blocks.

OSCILLATOR

The on-board oscillator is a high gain parallel resonant circuit with a frequency range of 1 to 11 MHz. The X1 external pin is the input to the amplifier stage while X2 is the output. A crystal or ceramic resonator connected between X1 and X2 provides the feedback and phase shift required for oscillation. If an accurate frequency reference is not required, ceramic resonator may be used in place of the crystal.

For accurate clocking, a crystal should be used. An externally generated clock may also be applied to X1-X2 as the frequency source. See the data sheet for more information.

Table 2. Baud Rate Generation

	Frequency (MHz)	T _{cy}	T0 Prr(1/5 T _{cy})	Timer Prescaler (32 T _{cy})
	4	3.75μs	750ns	120μs
	6	2.50μs	500ns	80μs
	8	1.88μs	375ns	60.2μs
	11	1.36μs	275ns	43.5μs
Baud Rate	4 MHz Timer Counts + Instr. Cycles	6 MHz Timer Counts + Instr. Cycles	8 MHz Timer Counts + Instr. Cycles	11 MHz Timer Counts + Instr. Cycles
110	75 + 24 Cycles .01% Error	113 + 20 Cycles .01% Error	151 + 3 Cycles .01% Error	208 + 28 Cycles .01% Error
300	27 + 24 Cycles .1% Error	41 + 21 Cycles .03% Error	55 + 13 Cycles .01% Error	76 + 18 Cycles .04% Error
1200	6 + 30 Cycles .1% Error	10 + 13 Cycles .1% Error	12 + 27 Cycles .06% Error	19 + 4 Cycles .12% Error
1800	4 + 20 Cycles .1% Error	6 + 30 Cycles .1% Error	9 + 7 Cycles .17% Error	12 + 24 Cycles .12% Error
2400	3 + 15 Cycles .1% Error	5 + 6 Cycles .4% Error	6 + 24 Cycles .29% Error	9 + 18 Cycles .12% Error
4800	1 + 23 Cycles 1.0% Error	2 + 19 Cycles .4% Error	3 + 14 Cycles .74% Error	4 + 25 Cycles .12% Error

STATE COUNTER

The output of the oscillator is divided by 3 in the State Counter to create a clock which defines the state times of the machine (CLK). CLK can be made available on the external pin T0 by executing an ENTO CLK instruction. The output of CLK on T0 is disabled by Reset of the processor.

CYCLE COUNTER

CLK is then divided by 5 in the Cycle Counter to provide a clock which defines a machine cycle consisting of 5 machine states as shown in Figure 10. Figure 11 shows the different internal operations as divided into the machine states. This clock is called Address Latch Enable (ALE) because of its function in MCS-48 systems with external memory. It is provided continuously on the ALE output pin.

2.12 Reset

The reset input provides a means for initialization for the processor. This Schmitt-trigger input has an internal pull-up device which in combination with an external 1 μf capacitor provides an internal reset pulse of sufficient length to guarantee all circuitry is reset, as shown in Figure 12. If the reset pulse is generated externally the RESET pin must be held low for at least 10 milliseconds after the

power supply is within tolerance. Only 5 machine cycles (6.8 μs @ 11 MHz) are required if power is already on and the oscillator has stabilized. ALE and PSEN (if EA = 1) are active while in Reset.

Reset performs the following functions:

- 1) Sets program counter to zero.
- 2) Sets stack pointer to zero.
- 3) Selects register bank 0.
- 4) Selects memory bank 0.
- 5) Sets BUS to high impedance state (except when EA = 5V).
- 6) Sets Ports 1 and 2 to input mode.
- 7) Disables interrupts (timer and external).
- 8) Stops timer.
- 9) Clears timer flag.
- 10) Clears F0 and F1.
- 11) Disables clock output from T0.




Figure 10. MCS®-48 Timing Generation and Cycle Timing

2.13 Single-Step

This feature, as pictured in Figure 13, provides the user with a debug capability in that the processor can be stepped through the program one instruction at a time. While stopped, the address of the next instruction to be fetched is available concurrently on BUS and the lower

half of Port 2. The user can therefore follow the program through each of the instruction steps. A timing diagram, showing the interaction between output ALE and input SS, is shown. The BUS buffer contents are lost during single step; however, a latch may be added to reestablish the lost I/O capability if needed. Data is valid at the leading edge of ALE.

INSTRUCTION	CYCLE 1					CYCLE 2				
	S1	S2	S3	S4	S5	S1	S2	S3	S4	S5
IN A,P	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	—	*INCREMENT TIMER	—	—	READ PORT	—	* —	—
OUTL P,A	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	—	*INCREMENT TIMER	OUTPUT TO PORT	—	—	—	* —	—
ANL P, DATA	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	—	*INCREMENT TIMER	READ PORT	FETCH IMMEDIATE DATA	—	INCREMENT PROGRAM COUNTER	*OUTPUT TO PORT	—
ORL P, DATA	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	—	*INCREMENT TIMER	READ PORT	FETCH IMMEDIATE DATA	—	INCREMENT PROGRAM COUNTER	*OUTPUT TO PORT	—
INS A, BUS	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	—	INCREMENT TIMER	—	—	READ PORT	—	* —	—
OUTL BUS, A	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	—	INCREMENT TIMER	OUTPUT TO PORT	—	—	—	* —	—
ANL BUS, DATA	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	—	*INCREMENT TIMER	READ PORT	FETCH IMMEDIATE DATA	—	INCREMENT PROGRAM COUNTER	*OUTPUT TO PORT	—
ORL BUS, DATA	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	—	*INCREMENT TIMER	READ PORT	FETCH IMMEDIATE DATA	—	INCREMENT PROGRAM COUNTER	*OUTPUT TO PORT	—
MOVX @ R,A	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	OUTPUT RAM ADDRESS	INCREMENT TIMER	OUTPUT DATA TO RAM	—	—	—	* —	—
MOVX A,@R	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	OUTPUT RAM ADDRESS	INCREMENT TIMER	—	—	READ DATA	—	* —	—
MOVD A,P _i	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	OUTPUT OPCODE/ADDRESS	INCREMENT TIMER	—	—	READ P2 LOWER	—	* —	—
MOVD P _i ,A	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	OUTPUT OPCODE/ADDRESS	INCREMENT TIMER	OUTPUT DATA TO P2 LOWER	—	—	—	* —	—
ANLD P,A	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	OUTPUT OPCODE/ADDRESS	INCREMENT TIMER	OUTPUT DATA	—	—	—	* —	—
ORLD P,A	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	OUTPUT OPCODE/ADDRESS	INCREMENT TIMER	OUTPUT DATA	—	—	—	* —	—
J(CONDITIONAL)	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	SAMPLE CONDITION	*INCREMENT SAMPLE	—	FETCH IMMEDIATE DATA	—	UPDATE PROGRAM COUNTER	* —	—
STRT T	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	—	* —	START COUNTER	*VALID INSTRUCTION ADDRESSES ARE OUTPUT AT THIS TIME IF EXTERNAL PROGRAM MEMORY IS BEING ACCESSED. (1) IN LATER MCS-48 DEVICES T1 IS SAMPLED IN S4.				
STOP TCNT	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	—	* —	STOP COUNTER					
ENI	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	—	* ENABLE INTERRUPT	—					
DIS I	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	—	* DISABLE INTERRUPT	—					
ENTO CLK	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	—	* ENABLE CLOCK	—					

Figure 11. 8048AH/8049AH Instruction Timing Diagram




Figure 12.

TIMING

The 8048AH operates in a single-step mode as follows:

- 1) The processor is requested to stop by applying a low level on \overline{SS} .
- 2) The processor responds by stopping during the address fetch portion of the next instruction. If a double cycle instruction is in progress when the single step command is received, both cycles will be completed before stopping.
- 3) The processor acknowledges it has entered the stopped state by raising ALE high. In this state (which can be maintained indefinitely) the address of the next instruction to be fetched is present on BUS and the lower half of port 2.
- 4) \overline{SS} is then raised high to bring the processor out of the stopped mode allowing it to fetch the next instruction. The exit from stop is indicated by the processor bringing ALE low.
- 5) To stop the processor at the next instruction \overline{SS} must be brought low again soon after ALE goes low. If \overline{SS} is left high the processor remains in a "Run" mode.

A diagram for implementing the single-step function of the 8748H is shown in Figure 13. D-type flip-flop with preset and clear is used to generate \overline{SS} . In the run mode \overline{SS} is held high by keeping the flip-flop preset (preset has precedence over the clear input). To enter single step, preset is removed allowing ALE to bring \overline{SS} low via the

clear input. ALE should be buffered since the clear input of an SN7474 is the equivalent of 3 TTL loads. The processor is now in the stopped state. The next instruction is initiated by clocking a "1" into the flip-flop. This "1" will not appear on \overline{SS} unless ALE is high removing clear from the flip-flop. In response to \overline{SS} going high the processor begins an instruction fetch which brings ALE low resetting \overline{SS} through the clear input and causing the processor to again enter the stopped state.

2.14 Power Down Mode (8048AH, 8049AH, 8050AH, 8039AHL, 8035AHL, 8040AHL)

Extra circuitry has been added to the 8048AH/8049AH/8050AH ROM version to allow power to be removed from all but the data RAM array for low power standby operation. In the power down mode the contents of data RAM can be maintained while drawing typically 10% to 15% of normal operating power requirements.

V_{CC} serves as the 5V supply pin for the bulk of circuitry while the V_{DD} pin supplies only the RAM array. In normal operation both pins are a 5V while in standby, V_{CC} is at ground and V_{DD} is maintained at its standby value. Applying Reset to the processor through the RESET pin inhibits any access to the RAM by the processor and guarantees that RAM cannot be inadvertently altered as power is removed from V_{CC} .

A typical power down sequence (Figure 14) occurs as follows:

- 1) Imminent power supply failure is detected by user defined circuitry. Signal must be early enough to allow 8048AH to save all necessary data before V_{CC} falls below normal operating limits.
- 2) Power fail signal is used to interrupt processor and vector it to a power fail service routine.
- 3) Power fail routine saves all important data and machine status in the internal data RAM array. Routine may also initiate transfer of backup supply to the V_{DD} pin and indicate to external circuitry that power fail routine is complete.
- 4) Reset is applied to guarantee data will not be altered as the power supply falls out of limits. Reset must be held low until V_{CC} is at ground level.

Recovery from the Power Down mode can occur as any other power-on sequence with an external capacitor on the Reset input providing the necessary delay. See the previous section on Reset.




Figure 13. Single Step Operation




Figure 14. Power Down Sequence

2.15 External Access Mode

Normally the first 1K (8048AH), 2K (8049AH), or 4K (8050AH) words of program memory are automatically fetched from internal ROM or EPROM. The EA input pin however allows the user to effectively disable internal program memory by forcing all program memory fetches to reference external memory. The following chapter explains how access to external program memory is accomplished.

The External Access mode is very useful in system test and debug because it allows the user to disable his internal applications program and substitute an external program of his choice — a diagnostic routine for instance. In addition, the data sheet shows how internal program memory can be read externally, independent of the processor. A "1" level on EA initiates the external access mode. For proper operation, Reset should be applied while the EA input is changed.

2.16 Sync Mode

The 8048AH, 8049AH, 8050AH has incorporated a new SYNC mode. The Sync mode is provided to ease the design of multiple controller circuits by allowing the designer to force the device into known phase and state time. The SYNC mode may also be utilized by automatic test equipment (ATE) for quick, easy, and efficient synchronizing between the tester and the DUT (device under test).

SYNC mode is enabled when SS' pin is raised to high voltage level of +12 volts. To begin synchronization, T0 is raised to 5 volts at least four clocks cycles after SS'. T0 must be high for at least four X1 clock cycles to fully

cycles later, with the rising edge of X1, the device enters into Time State 1, Phase 1, SS' is then brought down to 5 volts 4 clocks later after T0. RESET' is allowed to go high 5 tCY (75 clocks) later for normal execution of code. See Figure 15.





Figure 16. 8048AH and 8050AH Logic Synchronizing




Figure 15. Sync Mode Timing




Figure 16. 8048AH and 8049AH Logic Symbol

3.0 PIN DESCRIPTION

The MCS-48 processors are packaged in 40 pin Dual In-Line Packages (DIP's). Table 3 is a summary of the functions of each pin. Figure 16 is the logic symbol for the 8048AH product family. Where it exists, the second paragraph describes each pin's function in an expanded MCS-48 system. Unless otherwise specified, each input is TTL compatible and each output will drive one standard TTL load.

Table 3. Pin Description

Designation	Pin Number*	Function
V _{SS}	20	Circuit GND potential
V _{DD}	26	Programming power supply; 21V during program for the 8748H/8749H; +5V during operation for both ROM and EPROM. Low power standby pin in 8048AH and 8049AH/8050AH ROM versions.
V _{CC}	40	Main power supply; +5V during operation and during 8748H and 8749H programming.
PROG	25	Program pulse; +18V input pin during 8748H 8749H programming. Output strobe for 8243 I/O expander.
P10-P17 (Port 1)	27-34	8-bit quasi-bidirectional port. (Internal Pullup \approx 50K Ω)
P20-P27 (Port 2)	21-24 35-38	8-bit quasi-bidirectional port. (Internal Pullup \approx 50K Ω)
		P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243.
D0-D7 (BUS)	12-19	True bidirectional port which can be written or read synchronously using the \overline{RD} , \overline{WR} strobes. The port can also be statically latched.
		Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of \overline{PSEN} . Also contains the address and data during an external RAM data store instruction, under control of ALE, \overline{RD} , and \overline{WR} .
IT0	1	Input pin testable using the conditional transfer instructions JIT0 and JNT0. IT0 can be designated as a clock output using ENTO CLK instruction. IT0 is also used during programming and sync mode.
IT1	39	Input pin testable using the JTI1, and JNTI1 instructions. Can be designated the event counter input using the STRT CNT instruction. (See Section 2.10).
INT	6	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. (Active low)
		Interrupt must remain low for at least 3 machine cycles to ensure proper operation.
\overline{RD}	8	Output strobe activated during a BUS read. Can be used to enable data onto the BUS from an external device. (Active low)
		Used as a Read Strobe to External Data Memory.
RESET	4	Input which is used to initialize the processor. Also used during EPROM programming and verification. (Active low) (Internal pullup \approx 80K Ω)
\overline{WR}	10	Output strobe during a BUS write. (Active low) Used as write strobe to external data memory.
ALE	11	Address Latch Enable. This signal occurs once during each cycle and is useful as a clock output.
		The negative edge of ALE strobes address into external data and program memory.

1

Designation	Pin Number*	Function
$\overline{\text{PSEN}}$	9	Program Store Enable. This output occurs only during a fetch to external program memory. (Active low)
$\overline{\text{SS}}$	5	Single step input can be used in conjunction with ALE to "single step" the processor through each instruction. (Active low) (Internal pullup $\approx 300\text{K}\Omega$) +12V for sync modes (See 2.16).
EA	7	External Access input which forces all program memory fetches to reference external memory. Useful for emulation and debug, and essential for testing and program verification. (Active high) +12V for 8048AH 8049AH 8050AH program verification and +18V for 8748H 8749H program verification (Internal pullup $\approx 10\text{M}\Omega$ on 8048AH 8049AH 8035AHL 8039AHL 8050AH 8040AHL.)
XTAL1	2	One side of crystal input for internal oscillator. Also input for external source.
XTAL2	3	Other side of crystal external source input.

*Unless otherwise stated, inputs do not have internal pullup resistors. 8048AH, 8748H, 8049AH, 8050AH, 8040AHL.

4.0 PROGRAMMING, VERIFYING AND ERASING EPROM

The internal Program Memory of the 8748H and the 8749H may be erased and reprogrammed by the user as explained in the following sections. See also the 8748H and 8749H data sheets.

4.1 Programming/Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. This programming algorithm applies to both the 8748H and 8749H. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock Input (3 to 4 MHz)
Reset	Initialization and Address Latching
Test 0	Selection of Program (0V) or Verify (5V) Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input Data Output During Verify
P20-1	Address Input for 8748H
P20-2	Address Input for 8749H
V _{DD}	Programming Power Supply
PROG	Program Pulse Input
P10-P11	Tied to ground (8749H only)

8748H AND 8749H ERASURE CHARACTERISTICS

The erasure characteristics of the 8748H and 8749H are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8748H and 8749H in approximately 3 years while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 8748H or 8749H is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the 8748H window to prevent unintentional erasure.

When erased, bits of the 8748H and 8749H Program Memory are in the logic "0" state.

The recommended erasure procedure for the 8748H and 8749H is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity X exposure time) for erasure should be a minimum of 15W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000μW/cm² power rating. The 8748H and 8749H should be placed within one inch from the lamp tubes during erasure. Some lamps have a filter in their tubes and this filter should be removed before erasure.




Figure 17. Program/Verify Sequence for 8749H/8748H

8243 MCS®-48 INPUT/OUTPUT EXPANDER

■ 0°C TO 70°C Operation




Figure 1. 8243 Block Diagram

Figure 2. 8243 Pin Configuration

Table 1. Pin Description

Symbol	Pin No.	Function
PROG	7	Clock Input. A high to low transition on PROG signifies that address and control are available on P20–P23, and a low to high transition signifies that data is available on P20–P23.
\overline{CS}	6	Chip Select Input. A high on CS inhibits any change of output or internal status.
P20–P23	11–8	Four (4) bit bi-directional port contains the address and control bits on a high to low transition of PROG. During a low to high transition, P2 contains the data for a selected output port if a write operation, or the data from a selected port before the low to high transition if a read operation.
GND	12	0V supply.
P40–P43	2–5	Four (4) bit bi-directional I/O ports.
P50–P53 P60–P63 P70–P73	1, 23–21 20–17 13–16	May be programmed to be input (during read), low impedance latched output (after write), or a tri-state (after read). Data on pins P20–P23 may be directly written, ANDed or ORed with previous data.
V _{CC}	24	+ 5V supply.

1

FUNCTIONAL DESCRIPTION

General Operation

The 8243 contains four 4-bit I/O ports which serve as an extension of the on-chip I/O and are addressed as Ports 4–7. The following operations may be performed on these ports:

- Transfer Accumulator to Port.
- Transfer Port to Accumulator.
- AND Accumulator to Port.
- OR Accumulator to Port.

All communication between the 8048 and the 8243 occurs over Port 2 (P20–P23) with timing provided by an output pulse on the PROG pin of the processor. Each transfer consists of two 4-bit nibbles:

The first containing the “op code” and port address and the second containing the actual 4-bits of data. A high to low transition of the PROG line indicates that address is present while a low to high transition indicates the presence of data. Additional 8243's may be added to the 4-bit bus and chip selected using additional output lines from the 8048/8748/8035.

Power On Initialization

Initial application of power to the device forces input/output Ports 4, 5, 6, and 7 to the tri-state and Port 2 to the input mode. The PROG pin may be

either high or low when power is applied. The first high to low transition of PROG causes the device to exit power on mode. The power on sequence is initiated if V_{CC} drops below 1V.

P21	P20	Address Code	P23	P22	Instruction Code
0	0	Port 4	0	0	Read
0	1	Port 5	0	1	Write
1	0	Port 6	1	0	ORLD
1	1	Port 7	1	1	ANLD

Write Modes

The device has three write modes. MOVD Pi, A directly writes new data into the selected port and old data is lost. ORLD Pi, A takes new data, OR's it with the old data and then writes it to the port. ANLD Pi, A takes new data, AND's it with the old data and then writes it to the port. Operation code and port address are latched from the input Port 2 on the high to low transition of the PROG pin. On the low to high transition of PROG data on Port 2 is transferred to the logic block of the specified output port.

After the logic manipulation is performed, the data is latched and outputted. The old data remains latched until new valid outputs are entered.

Read Mode

The device has one read mode. The operation code and port address are latched from the input Port 2

When the appropriate outputs are tri-stated, and the input buffers switched on. The read operation is terminated by a low to high transition of the PROG pin. The port (4, 5, 6 or 7) that was selected is switched to the tri-stated mode while Port 2 is returned to the input mode.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature -65°C to +150°C
Voltage on Any Pin
with Respect to Ground -0.5V to +7V
Power Dissipation 1 Watt

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
V_{IL}	Input Low Voltage	-0.5		0.8	V	
V_{IH}	Input High Voltage	2.0		$V_{CC} + 0.5$	V	
V_{OL1}	Output Low Voltage Ports 4-7			0.45	V	$I_{OL} = 4.5 \text{ mA}^*$
V_{OL2}	Output Low Voltage Port 7			1	V	$I_{OL} = 20 \text{ mA}$
V_{OH1}	Output High Voltage Ports 4-7	2.4			V	$I_{OH} = 240 \mu\text{A}$
I_{IL1}	Input Leakage Ports 4-7	-10		20	μA	$V_{in} = V_{CC} \text{ to } 0V$
I_{IL2}	Input Leakage Port 2, CS, PROG	-10		10	μA	$V_{in} = V_{CC} \text{ to } 0V$
V_{OL3}	Output Low Voltage Port 2			0.45	V	$I_{OL} = 0.6 \text{ mA}$
I_{CC}	V_{CC} Supply Current		10	20	mA	(Note 1)
V_{OH2}	Output Voltage Port 2	2.4			V	$I_{OH} = 100 \mu\text{A}$
I_{OL}	Sum of All I_{OL} From 16 Outputs			72	mA	4.5 mA Each Pin


*Refer to Figure 3 for additional sink current capability.

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5V \pm 10\%$


Symbol	Parameter	Min	Max	Units	Test Conditions
t_A	Code Valid before PROG	50		ns	80 pF Load
t_B	Code Valid after PROG	60		ns	20 pF Load
t_C	Data Valid before PROG	200		ns	80 pF Load
t_D	Data Valid after PROG	20		ns	20 pF Load
t_H	Floating after PROG	0	150	ns	20 pF Load
t_K	PROG Negative Pulse Width	700		ns	
t_{CS}	CS Valid before/after PROG	50		ns	
t_{PO}	Ports 4–7 Valid after PROG		700	ns	100 pF Load
t_{LP1}	Ports 4–7 Valid before/after PROG	100		ns	
t_{ACC}	Port 2 Valid after PROG		650	ns	80 pF Load

NOTE:

1. I_{CC} (-40°C to 85°C EXPRESS options) 15 mA typical/25 mA maximum.



WAVEFORMS



270161-4




Figure 3. 8243 Current Sink Capability

Sink Capability

The 8243 can sink 5 mA @ 0.45V on each of its 16 I/O lines simultaneously. If, however, all lines are not sinking simultaneously or all lines are not fully loaded, the drive capability of any individual line increases as is shown by the accompanying curve.

For example, if only 5 of the 16 lines are to sink current at one time, the curve shows that each of those 5 lines is capable of sinking 9 mA @ 0.45V (if any lines are to sink 9 mA the total I_{OL} must not exceed 45 mA or five 9 mA loads).

Example: How many pins can drive 5 TTL loads (1.6 mA) assuming remaining pins are unloaded?

$$I_{OL} = 5 \times 1.6 \text{ mA} = 8 \text{ mA}$$

$$\epsilon I_{OL} = 60 \text{ mA from curve}$$

$$\# \text{ pins} = 60 \text{ mA} \div 8 \text{ mA/pin} = 7.5 = 7$$

In this case, 7 lines can sink 8 mA for a total of 56 mA. This leaves 4 mA sink current capability which can be divided in any way among the remaining 8 I/O lines of the 8243.

NOTE:

A10 to 50 K Ω pullup resistor to +5V should be added to 8243 outputs when driving to 5V CMOS directly.

Example: This example shows how the use of the 20 mA sink capability of Port 7 affects the sinking capability of the other I/O lines.

An 8243 will drive the following loads simultaneously.

2 loads—20 mA @ 1V (Port 7 only)

8 loads—4 mA @ 0.45V

6 loads—3.2 mA @ 0.45V

Is this within the specified limits?

$$\epsilon I_{OL} = (2 \times 20) + (8 \times 4) + (6 \times 3.2) = 91.2 \text{ mA}$$

From the curve: for $I_{OL} = 4 \text{ mA}$, $\epsilon I_{OL} \approx 93 \text{ mA}$. Since $91.2 \text{ mA} < 93 \text{ mA}$ the loads are within specified limits.

Although the 20 mA @ 1V loads are used in calculating ϵI_{OL} , it is the largest current required @ 0.45V which determines the maximum allowable ϵI_{OL} .




Figure 4. Expander Interface




Figure 5. Output Expander Timing




Figure 6. Using Multiple 8243's

P8748H/P8749H **8048AH/8035AHL/8049AH/8039AHL/8050AH/8040AHL** **HMOS SINGLE-COMPONENT 8-BIT** **MICROCONTROLLER**

- High Performance HMOS II
- Programmable ROMs Using 21V
- Interval Time/Event Counter
- Easily Expandable Memory and I/O
- Two Single Level Interrupts
- Up to 1.36 μ s Instruction Cycle All Instructions 1 or 2 Cycles
- Single 5-Volt Supply
-
- Over 96 Instructions; 90% Single Byte

The Intel MCS®-48 family are totally self-sufficient, 8-bit parallel computers fabricated on single silicon chips using Intel's advanced N-channel silicon gate HMOS process.

The family contains 27 I/O lines, an 8-bit timer/counter, and on-board oscillator/clock circuits. For systems that require extra capability, the family can be expanded using MCS®-80/MCS®-85 peripherals.

These microcontrollers are available in both masked ROM and ROMless versions as well as a new version, The Programmable ROM. The Programmable ROM provides the user with the capability of a masked ROM while providing the flexibility of a device that can be programmed at the time of requirement and to the desired data. Programmable ROM's allow the user to lower inventory levels while at the same time decreasing delay times and code risks.

These microcomputers are designed to be efficient controllers as well as arithmetic processors. They have extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting of mostly single byte instructions and no instructions over 2 bytes in length.

Device	Internal	Memory	RAM STANDBY
8050AH	4K x 8 ROM	256 x 8 RAM	yes
8049AH	2K x 8 ROM	128 x 8 RAM	yes
8048AH	1K x 8 ROM	64 x 8 RAM	yes
8040AHL	None	256 x 8 RAM	yes
8039AHL	None	128 x 8 RAM	yes
8035AHL	None	64 x 8 RAM	yes
P8749H	2K x 8 Programmable ROM	128 x 8 RAM	no
P8748H	1K x 8 Programmable ROM	64 x 8 RAM	no




Figure 1. Block Diagram




Figure 2. Logic Symbol




Figure 3. Pin Configuration




Figure 4. Pad Configuration

Table 1. Pin Description

Symbol	Pin No.	Function	Device
V _{SS}	20	Circuit GND potential.	All
V _{DD}	26	+ 5V during normal operation.	All
		Low power standby pin.	8048AH 8035AHL 8049AH 8039AHL 8050AH 8040AHL
		Programming power supply (+ 21V).	P8748H P8749H
V _{CC}	40	Main power supply; + 5V during operation and programming.	All
PROG	25	Output strobe for 8243 I/O expander.	All
		Program pulse (+ 18V) input pin During Programming.	P8748H P8749H
P10-P17 Port 1	27-34	8-bit quasi-bidirectional port.	All
P20-P23 P24-P27 Port 2	21-24 35-38	8-bit quasi-bidirectional port. P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243.	All
DB0-DB7 BUS	12-19	True bidirectional port which can be written or read synchronously using the RD, WR strobes. The port can also be statically latched. Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, RD, and WR.	All
T0	1	Input pin testable using the conditional transfer instruction JT0 and JNT0. T0 can be designated as a clock output using ENT0 CLK instruction.	All
		Used during programming.	P8748H P8749H

Table 1. Pin Description (Continued)

Symbol	Pin No.	Function	Device
T1	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction.	All
INT	6	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also testable with conditional jump instruction. (Active low) interrupt must remain low for at least 3 machine cycles for proper operation.	All
RD	8	Output strobe activated during a BUS read. Can be used to enable data onto the bus from an external device. Used as a read strobe to external data memory. (Active low)	All
RESET	4	Input which is used to initialize the processor. (Active low) (Non TTL V_{IH})	All
		Used during power down.	8048AH 8035AHL 8049AH 8039AHL 8050AH 8040AHL
		Used during programming.	P8748H P8749H
		Used during ROM verification.	8048AH P8748H 8049AH P8749H 8050AH
WR	10	Output strobe during a bus write. (Active low) Used as write strobe to external data memory.	All
ALE	11	Address latch enable. This signal occurs once during each cycle and is useful as a clock output. The negative edge of ALE strobes address into external data and program memory.	All
PSEN	9	Program store enable. This output occurs only during a fetch to external program memory. (Active low)	All
SS	5	Single step input can be used in conjunction with ALE to "single step" the processor through each instruction.	All
		(Active low) Used in sync mode.	8048AH 8035AHL 8049AH 8039AHL 8050AH 8040AHL
EA	7	External access input which forces all program memory fetches to reference external memory. Useful for emulation and debug. (Active high)	All
		Used during (18V) programming.	P8748H P8749H
		Used during ROM verification (12V).	8048AH 8049AH 8050AH
XTAL1	2	One side of crystal input for internal oscillator. Also input for external source. (Non TTL V_{IH})	All
XTAL2	3	Other side of crystal input.	All

Table 2. Instruction Set

Accumulator				Input/Output			
Mnemonic	Description	Bytes	Cycles	Mnemonic	Description	Bytes	Cycles
ADD A, R	Add register to A	1	1	IN A, P	Input port to A	1	2
ADD A, @R	Add data memory to A	1	1	OUTL P, A	Output A to port	1	2
ADD A, #data	Add immediate to A	2	2	ANL P, #data	And immediate to port	2	2
ADDC A, R	Add register with carry	1	1	ORL P, #data	Or immediate to port	2	2
ADDC A, @R	Add data memory with carry	1	1	INS A, BUS	Input BUS to A	1	2
ADDC A, #data	Add immediate with carry	2	2	OUTL BUS, A	Output A to BUS	1	2
ANL A, R	And register to A	1	1	ANL BUS, #data	And immediate to BUS	2	2
ANL A, @R	And data memory to A	1	1	ORL BUS, #data	Or immediate to BUS	2	2
ANL A, #data	And immediate to A	2	2	MOVD A, P	Input expander port to A	1	2
ORL A, R	Or register to A	1	1	MOVD P, A	Output A to expander port	1	2
ORL A, @R	Or data memory to A	1	1	ANLD P, A	And A to expander port	1	2
ORL A, #data	Or immediate to A	2	2	ORLD P, A	Or A to expander port	1	2
XRL A, R	Exclusive or register to A	1	1				
XRL A, @R	Exclusive or data memory to A	1	1	Registers			
XRL A, #data	Exclusive or immediate to A	2	2	Mnemonic	Description	Bytes	Cycles
INC A	Increment A	1	1	INC R	Increment register	1	1
DEC A	Decrement A	1	1	INC @R	Increment data memory	1	1
CLR A	Clear A	1	1	DEC R	Decrement register	1	1
CPL A	Complement A	1	1				
DA A	Decimal adjust A	1	1	Branch			
SWAP A	Swap nibbles of A	1	1	Mnemonic	Description	Bytes	Cycles
RL A	Rotate A left	1	1	JMP addr	Jump unconditional	2	2
RLC A	Rotate A left through carry	1	1	JMPP @A	Jump indirect	1	2
RR A	Rotate A right	1	1	DJNZ R, addr	Decrement register and skip	2	2
RRC A	Rotate A right through carry	1	1	JC addr	Jump on carry = 1	2	2
				JNC addr	Jump on carry = 0	2	2
				JZ addr	Jump on A zero	2	2
				JNZ addr	Jump on A not zero	2	2
				JT0 addr	Jump on T0 = 1	2	2
				JNT0 addr	Jump on T0 = 0	2	2
				JT1 addr	Jump on T1 = 1	2	2
				JNT1 addr	Jump on T1 = 0	2	2
				JF0 addr	Jump on F0 = 1	2	2
				JF1 addr	Jump on F1 = 1	2	2
				JTF addr	Jump on timer flag	2	2
				JNI addr	Jump on INT = 0	2	2
				JBb addr	Jump on accumulator bit	2	2

Table 2. Instruction Set (Continued)

Subroutine			
Mnemonic	Description	Bytes	Cycles
CALL addr	Jump to subroutine	2	2
RET	Return	1	2
RETR	Return and restore status	1	2

Flags			
Mnemonic	Description	Bytes	Cycles
CLR C	Clear carry	1	1
CPL C	Complement carry	1	1
CLR F0	Clear flag 0	1	1
CPL F0	Complement flag 0	1	1
CLR F1	Clear flag 1	1	1
CPL F1	Complement flag 1	1	1

Data Moves			
Mnemonic	Description	Bytes	Cycles
MOV A, R	Move register to A	1	1
MOV A, @R	Move data memory to A	1	1
MOV A, #data	Move immediate to A	2	2
MOV R, A	Move A to register	1	1
MOV @R, A	Move A to data memory	1	1
MOV R, #data	Move immediate to register	2	2
MOV @R, #data	Move immediate to data memory	2	2
MOV A, PSW	Move PSW to A	1	1
MOV PSW, A	Move A to PSW	1	1
XCH A, R	Exchange A and register	1	1
XCH A, @R	Exchange A and data memory	1	1
XCHD A, @R	Exchange nibble of A and data memory	1	1
MOVX A, @R	Move external data memory to A	1	2
MOVX @R, A	Move A to external data memory	1	2
MOVP A, @A	Move to A from current page	1	2
MOVP3 A, @A	Move to A from page 3	1	2

Timer/Counter			
Mnemonic	Description	Bytes	Cycles
MOV A, T	Read timer/counter	1	1
MOV T, A	Load timer/counter	1	1
STRT T	Start timer	1	1
STRT CNT	Start counter	1	1
STOP TCNT	Stop timer/counter	1	1
EN TCNTI	Enable timer/counter interrupt	1	1
DIS TCNTI	Disable timer/counter interrupt	1	1

Control			
Mnemonic	Description	Bytes	Cycles
EN I	Enable external interrupt	1	1
DIS I	Disable external interrupt	1	1
SEL RB0	Select register bank 0	1	1
SEL RB1	Select register bank 1	1	1
SEL MB0	Select memory bank 0	1	1
SEL MB1	Select memory bank 1	1	1
ENT0 CLK	Enable clock output on T0	1	1

Mnemonic	Description	Bytes	Cycles
NOP	No operation	1	1

Case Temperature Under Bias 0°C to +70°C
Storage Temperature -65°C to +150°C
Voltage on any Pin with Respect
to Ground -0.5V to +7V
Power Dissipation 1.5W

cautions are subject to change without notice.

***WARNING:** Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } +70^\circ\text{C}; V_{CC} = V_{DD} = 5\text{V} \pm 10\%; V_{SS} = 0\text{V}$

Symbol	Parameter	Limits			Unit	Test Conditions	Device
		Min	Typ	Max			
V _{IL}	Input Low Voltage (All Except RESET, X1, X2)	-0.5		0.8	V		All
V _{IL1}	Input Low Voltage (RESET, X1, X2)	-0.5		0.6	V		All
V _{IH}	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.0		V _{CC}	V		All
V _{IH1}	Input High Voltage (X1, X2, RESET)	3.8		V _{CC}	V		All
V _{OL}	Output Low Voltage (BUS)			0.45	V	I _{OL} = 2.0 mA	All
V _{OL1}	Output Low Voltage (RD, WR, PSEN, ALE)			0.45	V	I _{OL} = 1.8 mA	All
V _{OL2}	Output Low Voltage (PROG)			0.45	V	I _{OL} = 1.0 mA	All
V _{OL3}	Output Low Voltage (All Other Outputs)			0.45	V	I _{OL} = 1.6 mA	All
V _{OH}	Output High Voltage (BUS)	2.4			V	I _{OH} = -400 μA	All
V _{OH1}	Output High Voltage (RD, WR, PSEN, ALE)	2.4			V	I _{OH} = -100 μA	All
V _{OH2}	Output High Voltage (All Other Outputs)	2.4			V	I _{OH} = -40 μA	All

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } +70^\circ\text{C}; V_{CC} = V_{DD} = 5\text{V} \pm 10\%; V_{SS} = 0\text{V}$ (Continued)

Symbol	Parameter	Limits			Unit	Test Conditions	Device
		Min	Typ	Max			
I_{L1}	Leakage Current (T1, INT)			± 10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$	All
I_{LI1}	Input Leakage Current (P10-P17, P20-P27, EA, SS)			-500	μA	$V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$	All
I_{LI2}	Input Leakage Current RESET	-10		-300	μA	$V_{SS} \leq V_{IN} \leq 3.8$	All
I_{LO}	Leakage Current (BUS, T0) (High Impedance State)			± 10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$	All
I_{DD}	V_{DD} Supply Current (RAM Standby)		3	5	mA		8048AH 8035AHL
			4	7	mA		8049AH 8039AHL
			5	10	mA		8050AH 8040AHL
$I_{DD} + I_{CC}$	Total Supply Current*		30	65	mA		8048AH 8035AHL
			35	70	mA		8049AH 8039AHL
			40	80	mA		8050AH 8040AHL
			30	100	mA		P8748H
			50	110	mA		P8749H
V_{DD}	RAM Standby Voltage	2.2		5.5	V	Standby Mode Reset $\leq V_{IL1}$	8048AH 8035AH
		2.2		5.5	V		8049AH 8039AH
		2.2		5.5	V		8050AH 8040AHL

* $I_{CC} + I_{DD}$ are measured with all outputs in their high impedance state; RESET low; 11 MHz crystal applied; INT, SS, and EA floating.

Port 2 I/O Setup to ALE	180						
Port 2 I/O Hold to ALE	0.51-30						
Port Output from ALE	4.51+100						
T0 Rsp Rate	270						
Cycle Time	1.30						

NOTES:
1. Control output $C_L = 60$ pF, BUS Output $C_L = 150$ pF.
2. BUS high impedance load 50 pF.
3. (f) assumes 50% duty cycle on XT, XT2. Max clock period is for 2.1 MHz crystal input.

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } +70^\circ\text{C}$; $V_{CC} = V_{DD} = 5V \pm 10\%$; $V_{SS} = 0V$


Symbol	Parameter	f (t) (Note 3)	11 MHz		Unit	Conditions (Note 1)
			Min	Max		
t	Clock Period	1/xtal freq	90.9	1000	ns	(Note 3)
t _{LL}	ALE Pulse Width	3.5t–170	150		ns	
t _{AL}	Addr Setup to ALE	2t–110	70		ns	(Note 2)
t _{LA}	Addr Hold from ALE	t–40	50		ns	
t _{CC1}	Control Pulse Width (\overline{RD} , \overline{WR})	7.5t–200	480		ns	
t _{CC2}	Control Pulse Width (\overline{PSEN})	6t–200	350		ns	
t _{DW}	Data Setup before \overline{WR}	6.5t–200	390		ns	
t _{WD}	Data Hold after \overline{WR}	t–50	40		ns	
t _{DR}	Data Hold (\overline{RD} , \overline{PSEN})	1.5t–30	0	110	ns	
t _{RD1}	\overline{RD} to Data in	6t–170		375	ns	
t _{RD2}	\overline{PSEN} to Data in	4.5t–170		240	ns	
t _{AW}	Addr Setup to \overline{WR}	5t–150	300		ns	
t _{AD1}	Addr Setup to Data (\overline{RD})	10.5t–220		730	ns	
t _{AD2}	Addr Setup to Data (\overline{PSEN})	7.5t–200		460	ns	
t _{AFC1}	Addr Float to \overline{RD} , \overline{WR}	2t–40	140		ns	(Note 2)
t _{AFC2}	Addr Float to \overline{PSEN}	0.5t–40	10		ns	(Note 2)
t _{L AFC1}	ALE to Control (\overline{RD} , \overline{WR})	3t–75	200		ns	
t _{L AFC2}	ALE to Control (\overline{PSEN})	1.5t–75	60		ns	
t _{CA1}	Control to ALE (\overline{RD} , \overline{WR} , PROG)	t–65	25		ns	
t _{CA2}	Control to ALE (\overline{PSEN})	4t–70	290		ns	
t _{CP}	Port Control Setup to PROG	1.5t–80	50		ns	
t _{PC}	Port Control Hold to PROG	4t–260	100		ns	
t _{PR}	PROG to P2 Input Valid	8.5t–120		650	ns	
t _{PF}	Input Data Hold from PROG	1.5t	0	140	ns	
t _{DP}	Output Data Setup	6t–290	250		ns	
t _{PD}	Output Data Hold	1.5t–90	40		ns	
t _{PP}	PROG Pulse Width	10.5t–250	700		ns	
t _{PL}	Port 2 I/O Setup to ALE	4t–200	160		ns	
t _{LP}	Port 2 I/O Hold to ALE	0.5t–30	15		ns	
t _{PV}	Port Output from ALE	4.5t + 100		5.0	ns	
t _{0PRR}	T0 Rep Rate	3t	270		ns	
t _{CY}	Cycle Time	15t	1.36	15.0	μs	

NOTES:


- Control outputs: $C_L = 80$ pF. BUS Outputs: $C_L = 150$ pF.
- BUS High Impedance Load 20 pF
- f(t) assumes 50% duty cycle on X1, X2. Max clock period is for a 1 MHz crystal input.

WAVEFORMS


INSTRUCTION FETCH FROM PROGRAM MEMORY




READ FROM EXTERNAL DATA MEMORY




WRITE TO EXTERNAL DATA MEMORY




INPUT AND OUTPUT FOR A.C. TESTS




PORT 1/PORT 2 TIMING




CRYSTAL OSCILLATOR MODE



CERAMIC RESONATOR MODE



DRIVING FROM EXTERNAL SOURCE



PROGRAMMING AND VERIFYING THE P8749H/48H PROGRAMMABLE ROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL1	Clock Input (3 to 4.0 MHz)
XTAL2	
RESET	Initialization and Address Latching
T0	Selection of Program or Verifying Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input
	Data Output During Verify
P20-P22	Address Input
V _{DD}	Programming Power Supply
PROG	Program Pulse Input

WARNING:

An attempt to program a missocketed P8749H/48H will result in severe damage to the part. An indication of a properly socketed part is the appearance of the ALE clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

1. V_{DD} = 5V, Clock applied or internal oscillator operating, RESET = 0V, T0 = 5V, EA = 5V, BUS and PROG floating. P10 and P11 must be tied to ground.
2. Insert P8749H/48H in programming socket
3. T0 = 0V (select program mode)
4. EA = 18V (activate program mode)
5. Address applied to BUS and P20-22
6. RESET = 5V (latch address)
7. Data applied to BUS
8. V_{DD} = 21V (programming power)
9. PROG = V_{CC} or float followed by one 50 ms pulse to 18V
10. V_{DD} = 5V
11. T0 = 5V (verify mode)
12. Read and verify data on BUS
13. T0 = 0V
14. RESET = 0V and repeat from step 5
15. Programmer should be at conditions of step 1 when P8749H/48H is removed from socket.

NOTE:

Once programmed the P8749H/48H cannot be erased.

Test Conditions	Unit	Max	Min
V _{DD} High Voltage Level	V	21.5	5.0
V _{DD} Low Voltage Level	V	2.5	0
PROG High Voltage Level	V	18.5	17.5
PROG Low Voltage Level	V	5.0	0
EA High Voltage Level	V	18.5	17.5
EA Low Voltage Level	V	5.0	0
V _{DD} High Voltage Supply Current	mA	20.0	
PROG High Voltage Supply Current	mA	1.0	
EA High Voltage Supply Current	mA	1.0	

A.C. TIMING SPECIFICATION FOR PROGRAMMING P8748H/P8749H ONLY
 $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}; V_{CC} = 5\text{V} \pm 5\%; V_{DD} = 21 \pm 0.5\text{V}$

Symbol	Parameter	Min	Max	Unit	Test Conditions
t_{AW}	Address Setup Time to $\overline{\text{RESET}}$	$4t_{CY}$			
t_{WA}	Address Hold Time After $\overline{\text{RESET}}$	$4t_{CY}$			
t_{DW}	Data in Setup Time to PROG	$4t_{CY}$			
t_{WD}	Data in Hold Time After PROG	$4t_{CY}$			
t_{PH}	$\overline{\text{RESET}}$ Hold Time to Verify	$4t_{CY}$			
t_{VDDW}	V_{DD} Hold Time Before PROG	0	1.0	ms	
t_{VDDH}	V_{DD} Hold Time After PROG	0	1.0	ms	
t_{PW}	Program Pulse Width	50	60	ms	
t_{TW}	T0 Setup Time for Program Mode	$4t_{CY}$			
t_{WT}	T0 Hold Time After Program Mode	$4t_{CY}$			
t_{DO}	T0 to Data Out Delay		$4t_{CY}$		
t_{WW}	$\overline{\text{RESET}}$ Pulse Width to Latch Address	$4t_{CY}$			
t_r, t_f	V_{DD} and PROG Rise and Fall Times	0.5	100	μs	
t_{CY}	CPU Operation Cycle Time	3.75	5	μs	
t_{RE}	$\overline{\text{RESET}}$ Setup Time before EA	$4t_{CY}$			


NOTE:

If Test 0 is high, t_{DO} can be triggered by $\overline{\text{RESET}}$.


D.C. CHARACTERISTICS FOR PROGRAMMING P8748H/P8749H ONLY
 $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}; V_{CC} = 5\text{V} \pm 5\%; V_{DD} = 21 \pm 0.5\text{V}$

Symbol	Parameter	Min	Max	Unit	Test Conditions
V_{DDH}	V_{DD} Program Voltage High Level	20.5	21.5	V	
V_{DDL}	V_{DD} Voltage Low Level	4.75	5.25	V	
V_{PH}	PROG Program Voltage High Level	17.5	18.5	V	
V_{PL}	PROG Voltage Low Level	4.0	V_{CC}	V	
V_{EAH}	EA Program or Verify Voltage High Level	17.5	18.5	V	
I_{DD}	V_{DD} High Voltage Supply Current		20.0	mA	
I_{PROG}	PROG High Voltage Supply Current		1.0	mA	
I_{EA}	EA High Voltage Supply Current		1.0	mA	

SUGGESTED ROM VERIFICATION ALGORITHM FOR ROM DEVICE ONLY



COMBINATION PROGRAM/VERIFY MODE (PROGRAMMABLE ROMS ONLY)



D8748H/D8749H HMOS-E SINGLE-COMPONENT 8-BIT MICROCONTROLLER

- High Performance HMOS-E
- Interval Timer/Event Counter
- Two Single Level Interrupts
- Single 5-Volt Supply
- Over 96 Instructions; 90% Single Byte
- Compatible with 8080/8085 Peripherals
- Easily Expandable Memory and I/O
- Up to 1.35 μ s Instruction Cycle; All Instructions 1 or 2 Cycles

The Intel D8749H/D8748H are totally self-sufficient, 8-bit parallel computers fabricated on single silicon chips using Intel's advanced N-channel silicon gate HMOS-E process.

The family contains 27 I/O lines, an 8-bit timer/counter, on-chip RAM and on-board oscillator/clock circuits. For systems that require extra capability, the family can be expanded using MCS®-80/MCS®-85 peripherals.

These microcomputers are designed to be efficient controllers as well as arithmetic processors. They have extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over 2 bytes in length.

Device	Internal Memory	
D8749H	2K x 8 EPROM	128 x 8 RAM
D8748H	1K x 8 EPROM	64 x 8 RAM




Figure 1.
Block Diagram




Figure 2.
Logic Symbol




Figure 3. Pin Configuration

Table 1. Pin Description (40-Pin DIP)

Symbol	Pin No.	Function
V _{SS}	20	Circuit GND potential.
V _{DD}	26	+ 5V during normal operation.
		Programming power supply (+ 21V).
V _{CC}	40	Main power supply; + 5V during operation and programming.
PROG	25	Output strobe for 8243 I/O expander.
		Program pulse (+ 18V) input pin during programming.
P10–P17 Port 1	27–34	8-bit quasi-bidirectional port.
P20–P23	21–24	8-bit quasi-bidirectional port. P20–P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243.
P24–P27 Port 2	35–38	
DB0–DB7 BUS	12–19	True bidirectional port which can be written or read synchronously using the RD, WR strobes. The port can also be statically latched. Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, RD, and WR.
T0	1	Input pin testable using the conditional transfer instructions JT0 and JNT0. T0 can be designated as a clock output using ENT0 CKL instruction.
		Used during programming.
T1	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction.
INT	6	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also testable with conditional jump instruction. (Active low) interrupt must remain low for at least 3 machine cycles for proper operation.
RD	8	Output strobe activated during a BUS read. Can be used to enable data onto the bus from an external device. Used as a read strobe to external data memory. (Active low)

Table 1. Pin Description (40-Pin DIP) (Continued)

Symbol	Pin No.	Function
RESET	4	Input which is used to initialize the processor. (Active low) (Non TTL V_{IH}) Used during programming.
WR	10	Output strobe during a bus write. (Active low) Used as write strobe to external data memory.
ALE	11	Address latch enable. This signal occurs once during each cycle and is useful as a clock output. The negative edge of ALE strobes address into external data and program memory.
PSEN	9	Program store enable. This output occurs only during a fetch to external program memory. (Active low.)
SS	5	Single step input can be used in conjunction with ALE to "single step" the processor through each instruction.
EA	7	External access input which forces all program memory fetches to reference external memory. Useful for emulation and debug. (Active high.) Used during (18V) programming.
XTAL1	2	One side of crystal input for internal oscillator. Also input for external source. (Non TTL V_{IH} .)
XTAL2	3	Other side of crystal input.

Table 2. Instruction Set

Mnemonic	Description	Bytes	Cycles	Mnemonic	Description	Bytes	Cycles
ACCUMULATOR				ACCUMULATOR (Continued)			
ADD A, R	Add register to A	1	1	INC A	Increment A	1	1
ADD A, @R	Add data memory to A	1	1	DEC A	Decrement A	1	1
ADD A, #data	Add immediate to A	2	2	CLR A	Clear A	1	1
ADDC A, R	Add register with carry	1	1	CPL A	Complement A	1	1
ADDC A, @R	Add data memory with carry	1	1	DA A	Decimal adjust A	1	1
ADDC A, #data	Add immediate with carry	2	2	SWAP A	Swap nibbles of A	1	1
ANL A, R	And register to A	1	1	RL A	Rotate A left	1	1
ANL A, @R	And data memory to A	1	1	RLC A	Rotate A left through carry	1	1
ANL A, #data	And immediate to A	2	2	RR A	Rotate A right	1	1
ORL A, R	Or register to A	1	1	RRC A	Rotate A right through carry	1	1
ORL A, @R	Or data memory to A	1	1	INPUT/OUTPUT			
ORL A, #data	Or immediate to A	2	2	IN A, P	Input port to A	1	2
XRL A, R	Exclusive or register to A	1	1	OUTL P, A	Output A to port	1	2
XRL A, @R	Exclusive or data memory to A	1	1	ANL P, #data	And immediate to port	2	2
XRL A, #data	Exclusive or immediate to A	2	2	ORL P, #data	Or immediate to port	2	2
				INS A, BUS	Input BUS to A	1	2
				OUTL BUS, A	Output A to BUS	1	2
				ANL BUS, #data	And immediate to BUS	2	2
				ORL BUS, #data	Or immediate to BUS	2	2
				MOVD A, P	Input expander port to A	1	2

Table 2. Instruction Set (Continued)

Mnemonic	Description	Bytes	Cycles	Mnemonic	Description	Bytes	Cycles
INPUT/OUTPUT (Continued)				DATA MOVES (Continued)			
MOVD P, A	Output A to expander port	1	2	MOV R, A	Move A to register	1	1
ANLD P, A	And A to expander port	1	2	MOV @R, A	Move A to data memory	1	1
ORLD P, A	Or A to expander port	1	2	MOV R, #data	Move immediate to register	2	2
REGISTERS				MOV @R, #data	Move immediate to data memory	2	2
INC R	Increment register	1	1	MOV A, PSW	Move PSW to A	1	1
INC @R	Increment data memory	1	1	MOV PSW, A	Move A to PSW	1	1
DEC R	Decrement register	1	1	XCH A, R	Exchange A and register	1	1
BRANCH				XCH A, @R	Exchange A and data memory	1	1
JMP addr	Jump unconditional	2	2	XCHD A, @R	Exchange nibble of A and register	1	1
JMPP @A	Jump indirect	1	2	MOVX A, @R	Move external data memory to A	1	2
DJNZ R, addr	Decrement register and skip	2	2	MOVX @R, A	Move A to external data memory	1	2
JC addr	Jump on carry = 1	2	2	MOVP A, @A	Move to A from current page	1	2
JNC addr	Jump on carry = 0	2	2	MOVP3 A, @A	Move to A from page 3	1	2
JZ addr	Jump on A zero	2	2	TIMER/COUNTER			
JNZ addr	Jump on A not zero	2	2	MOV A, T	Read timer/counter	1	1
JTO addr	Jump on T0 = 1	2	2	MOV T, A	Load timer/counter	1	1
JNT0 addr	Jump on T0 = 0	2	2	STRT T	Start timer	1	1
JT1 addr	Jump on T1 = 1	2	2	STRT CNT	Start counter	1	1
JNT1 addr	Jump on T1 = 0	2	2	STOP TCNT	Stop timer/counter	1	1
JF0 addr	Jump on F0 = 1	2	2	EN TCNTI	Enable timer/counter interrupt	1	1
JF1 addr	Jump on F1 = 1	2	2	DIS TCNTI	Disable timer/counter interrupt	1	1
JTF addr	Jump on timer flag	2	2	CONTROL			
JNI addr	Jump on INT = 0	2	2	EN I	Enable external interrupt	1	1
JBb addr	Jump on accumulator bit	2	2	DIS I	Disable external interrupt	1	1
SUBROUTINE				SEL RB0	Select register bank 0	1	1
CALL addr	Jump to subroutine	2	2	SEL RB1	Select register bank 1	1	1
RET	Return	1	2	SEL MB0	Select memory bank 0	1	1
RETR	Return and restore status	1	2	SEL MB1	Select memory bank 1	1	1
FLAGS				ENT0 CLK	Enable clock output on T0	1	1
CLR C	Clear carry	1	1	NOP	No operation	1	1
CPL C	Complement carry	1	1				
CLR F0	Clear flag 0	1	1				
CPL F0	Complement flag 0	1	1				
CLR F1	Clear flag 1	1	1				
CPL F1	Complement flag 1	1	1				
DATA MOVES							
MOV A, R	Move register to A	1	1				
MOV A, @R	Move data memory to A	1	1				
MOV A, #data	Move immediate to A	2	2				

1

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias0°C to +70°C
 Storage Temperature -65°C to +150°C
 Voltage On Any Pin With Respect
 to Ground -0.5V to +7V
 Power Dissipation 1.0 Watt

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

DC CHARACTERISTICS $T_A = 0^\circ\text{C to } +70^\circ\text{C}; V_{CC} = V_{DD} = 5V \pm 10\%; V_{SS} = 0V$

Symbol	Parameter	Limits			Unit	Test Conditions	Device
		Min	Typ	Max			
V_{IL}	Input Low Voltage (All Except RESET, X1, X2)	-0.5		0.8	V		All
V_{IL1}	Input Low Voltage (RESET, X1, X2)	-0.5		0.6	V		All
V_{IH}	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.0		V_{CC}	V		All
V_{IH1}	Input High Voltage (X1, X2, RESET)	3.8		V_{CC}	V		All
V_{OL}	Output Low Voltage (BUS)			0.45	V	$I_{OL} = 2.0 \text{ mA}$	All
V_{OL1}	Output Low Voltage (RD, WR, PSEN, ALE)			0.45	V	$I_{OL} = 1.8 \text{ mA}$	All
V_{OL2}	Output Low Voltage (PROG)			0.45	V	$I_{OL} = 1.0 \text{ mA}$	All
V_{OL3}	Output Low Voltage (All Other Outputs)			0.45	V	$I_{OL} = 1.6 \text{ mA}$	All
V_{OH}	Output High Voltage (BUS)	2.4			V	$I_{OH} = -400 \mu\text{A}$	All
V_{OH1}	Output High Voltage (RD, WR, PSEN, ALE)	2.4			V	$I_{OH} = -100 \mu\text{A}$	All
V_{OH2}	Output High Voltage (All Other Outputs)	2.4			V	$I_{OH} = -40 \mu\text{A}$	All
I_{L1}	Leakage Current (T1, INT)			± 10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$	All
I_{L11}	Input Leakage Current (P10-P17, P20-P27, EA, SS)			-500	μA	$V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$	All
I_{L12}	Input Leakage Current RESET	-10		-300	μA	$V_{SS} \leq V_{IN} \leq 3.8V$	All
I_{L0}	Leakage Current (BUS, T0) (High Impedance State)			± 10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$	All
$I_{DD} + I_{CC}$	Total Supply Current*		80	100	mA		8748H
			95	110	mA		8749H

NOTE:

* $I_{CC} + I_{DD}$ is measured with all outputs disconnected; SS, RESET, and INT equal to V_{CC} ; EA equal to V_{SS} .


AC CHARACTERISTICS $T_A = 0^\circ\text{C to } +70^\circ\text{C}$; $V_{CC} = V_{DD} = 5V \pm 10\%$; $V_{SS} = 0V$

Symbol	Parameter	f(t) (Note 3)	11 MHz		Unit	Conditions (Note 1)
			Min	Max		
t	Clock Period	1/xtal freq	90.9	1000	ns	(Note 3)
t _{LL}	ALE Pulse Width	3.5t - 170	150		ns	
t _{AL}	Addr Setup to ALE	2t - 110	70		ns	(Note 2)
t _{LA}	Addr Hold from ALE	t - 40	50		ns	
t _{CC1}	Control Pulse Width (\overline{RD} , \overline{WR})	7.5t - 200	480		ns	
t _{CC2}	Control Pulse Width (\overline{PSEN})	6t - 200	350		ns	
t _{DW}	Data Setup before \overline{WR}	6.5t - 200	390		ns	
t _{WD}	Data Hold after \overline{WR}	t - 50	40		ns	
t _{DR}	Data Hold (\overline{RD} , \overline{PSEN})	1.5t - 30	0	110	ns	
t _{RD1}	\overline{RD} to Data In	6t - 170		375	ns	
t _{RD2}	\overline{PSEN} to Data In	4.5t - 170		240	ns	
t _{AW}	Addr Setup to \overline{WR}	5t - 150	300		ns	
t _{AD1}	Addr Setup to Data (\overline{RD})	10.5t - 220		730	ns	
t _{AD2}	Addr Setup to Data (\overline{PSEN})	7.5t - 200		460	ns	
t _{AFC1}	Addr Float to \overline{RD} , \overline{WR}	2t - 40	140		ns	(Note 2)
t _{AFC2}	Addr Float to \overline{PSEN}	0.5t - 40	10		ns	(Note 2)
t _{LAFC1}	ALE to Control (\overline{RD} , \overline{WR})	3t - 75	200		ns	
t _{LAFC2}	ALE to Control (\overline{PSEN})	1.5t - 75	60		ns	
t _{CA1}	Control to ALE (\overline{RD} , \overline{WR} , PROG)	t - 65	25		ns	
t _{CA2}	Control to ALE (\overline{PSEN})	4t - 70	290		ns	
t _{CP}	Port Control Setup to PROG	1.5t - 80	50		ns	
t _{PC}	Port Control Hold to PROG	4t - 260	100		ns	
t _{PR}	PROG to P2 Input Valid	8.5t - 120		650	ns	
t _{PF}	Input Data Hold from PROG	1.5t	0	140	ns	
t _{DP}	Output Data Setup	6t - 290	250		ns	
t _{PD}	Output Data Hold	1.5t - 90	40		ns	
t _{PP}	PROG Pulse Width	10.5t - 250	700		ns	
t _{PL}	Port 2 I/O Setup to ALE	4t - 200	160		ns	
t _{LP}	Port 2 I/O Hold to ALE	0.5t - 30	15		ns	
t _{PV}	Port Output from ALE	4.5t + 100		510	ns	
t _{OPRR}	T0 Rep Rate	3t	270		ns	
t _{CY}	Cycle Time	15t	1.36	15.0	μs	


NOTES:

- Control outputs CL = 80 pF; BUS outputs CL = 150 pF.
- BUS High Impedance Load 20 pF.
- f(t) assumes 50% duty cycle on X1, X2. Max clock period is for a 1 MHz crystal input.


INSTRUCTION FETCH FROM PROGRAM MEMORY




WRITE TO EXTERNAL DATA MEMORY




READ FROM EXTERNAL DATA MEMORY




INPUT AND OUTPUT FOR AC TESTS







CRYSTAL OSCILLATOR MODE



CERAMIC RESONATOR MODE



DRIVING FROM EXTERNAL SOURCE



PROGRAMMING, VERIFYING AND ERASING THE 8749H (8748H) EPROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock Input (3 to 4.0 MHz)
XTAL 2	
RESET	Initialization and Address Latching
TEST 0	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input
	Data Output During Verify
P20–P22	Address Input
V _{DD}	Programming Power Supply
PROG	Program Pulse Input

WARNING

An attempt to program a missocketed 8749H (8748H) will result in severe damage to the part. An indication of a properly socketed part is the appearance of the ALE clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

- 1) V_{DD} = 5V, Clock applied or internal oscillator operating. RESET = 0V, TEST 0 = 5V, EA = 5V, BUS and PROG floating. P10 and P11 must be tied to ground.
- 2) Insert 8749H (8748H) in programming socket.
- 3) TEST 0 = 0V (select program mode)
- 4) EA = 18V (activate program mode)
- 5) Address applied to BUS and P20–22
- 6) RESET = 5V (latch address)
- 7) Data applied to BUS
- 8) V_{DD} = 21V (programming power)
- 9) PROG = V_{CC} or float followed by one 50 ms pulse to 18V
- 10) V_{DD} = 5V
- 11) TEST 0 = 5V (verify mode)
- 12) Read and verify data on BUS
- 13) TEST 0 = 0V
- 14) RESET = 0V and repeat from step 5
- 15) Programmer should be at conditions of step 1 when 8749H (8748H) is removed from socket.

AC TIMING SPECIFICATION FOR PROGRAMMING 8748H/8749H

 $T_A = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 5\%; V_{DD} = 21\text{V} \pm 0.5\text{V}$

Symbol	Parameter	Min	Max	Unit	Test Conditions
t_{AW}	Address Setup Time to $\overline{\text{RESET}} \uparrow$	$4t_{CY}$			
t_{WA}	Address Hold Time after $\overline{\text{RESET}} \uparrow$	$4t_{CY}$			
t_{DW}	Data in Setup Time to PROG \uparrow	$4t_{CY}$			
t_{WD}	Data in Hold Time after PROG \downarrow	$4t_{CY}$			
t_{PH}	$\overline{\text{RESET}}$ Hold Time to Verify	$4t_{CY}$			
t_{VDDW}	V_{DD} Hold Time before PROG \uparrow	0	1.0	ms	
t_{VDDH}	V_{DD} Hold Time after PROG \downarrow	0	1.0	ms	
t_{PW}	Program Pulse Width	50	60	ms	
t_{TW}	TEST 0 Setup Time for Program Mode	$4t_{CY}$			
t_{WT}	TEST 0 Hold Time after Program Mode	$4t_{CY}$			
t_{DO}	TEST 0 to Data Out Delay		$4t_{CY}$		
t_{WW}	$\overline{\text{RESET}}$ Pulse Width to Latch Address	$4t_{CY}$			
t_r, t_f	V_{DD} and PROG Rise and Fall Times	0.5	100	μs	
t_{CY}	CPU Operation Cycle Time	3.75	5	μs	
t_{RE}	$\overline{\text{RESET}}$ Setup Time before EA \uparrow	$4t_{CY}$			

NOTE:

If TEST 0 is high, t_{DO} can be triggered by $\overline{\text{RESET}} \uparrow$.


DC SPECIFICATION FOR PROGRAMMING 8748H/8749H

 $T_A = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 5\%; V_{DD} = 21\text{V} \pm 0.5\text{V}$


Symbol	Parameter	Min	Max	Unit	Test Conditions
V_{DDH}	V_{DD} Program Voltage High Level	20.5	21.5	V	
V_{DDL}	V_{DD} Voltage Low Level	4.75	5.25	V	
V_{PH}	PROG Program Voltage High Level	17.5	18.5	V	
V_{PL}	PROG Voltage Low Level	4.0	V_{CC}	V	
V_{EAH}	EA Program or Verify Voltage High Level	17.5	18.5	V	
I_{DD}	V_{DD} High Voltage Supply Current		20.0	mA	
I_{PROG}	PROG High Voltage Supply Current		1.0	mA	
I_{EA}	EA High Voltage Supply Current		1.0	mA	

WAVEFORMS

COMBINATION PROGRAM/VERIFY MODE (EPROMs ONLY)



VERIFY MODE



P8049KB **HMOS SINGLE-COMPONENT 8-BIT** **MICROCONTROLLER**

- Four 10 mA LED Drivers
- Interval Time/Event Counter
- Two Single Level Interrupts
- Single 5V Supply
- Over 96 Instructions
- Easily Expandable Memory and I/O
- 1 to 8 MHz Operation
- 1.87 μ s Instruction Cycle
- 1 or 2 Cycle Instructions
- 2K x 8 ROM
- 128 x 8 RAM

The Intel 8049KB is a totally self-sufficient, 8-bit parallel computer fabricated on a single silicon chip using Intel's advanced N-channel silicon gate HMOS process. This microcontroller is available in the masked ROM version and runs at a maximum XTAL frequency of 8 MHz.

This microcomputer is designed to be an efficient controller as well as arithmetic processor. It has extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting of mostly single byte instructions and no instruction over 2 bytes in length.




Figure 1. Block Diagram

270790-1




Figure 2. Logic Symbol

270790-2

T0	1	40	VCC
XTAL 1	2	39	T1
XTAL 2	3	38	P27
RESET	4	37	P26
SS	5	36	P25
INT	6	35	P24
EA	7	34	P17
RD	8	33	P16
PSEN	9	32	P15
WR	10 P8049KB	31	P14
ALE	11	30	P13
DB0	12	29	P12
DB1	13	28	P11
DB2	14	27	P10
DB3	15	26	VDD
DB4	16	25	PROG
DB5	17	24	P23
DB6	18	23	P22
DB7	19	22	P21
VSS	20	21	P20

270790-12

Pin Configuration

Table 1. Pin Description

Symbol	Pin No.	Function
VSS	20	Circuit GND potential.
VDD	26	+ 5V during normal operation.
		Low power standby pin.
		Programming power supply (+ 21V).
VCC	40	Main power supply; + 5V during operation and programming.
P10-P17 Port 1	27-34	8-bit quasi-bidirectional port.
P20-P23 P24-P27 Port 2	21-24 35-38	8-bit quasi-bidirectional port. P20-P23 contain the four high order program counter bits during an external program memory fetch, and serve as a 4-bit I/O expander bus for 8243.
DB0-DB7 BUS	12-19	True bidirectional port which can be written or read synchronously using the RD, WR strobes. The port can also be statically latched. Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, RD, and WR.
T0	1	Input pin testable using the conditional transfer instruction JT0 and JNT0. T0 can be designated as a clock output using ENT0 CLK instruction.
		Used during programming.

Table 1. Pin Description (Continued)

Symbol	Pin No.	Function
T1	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction.
INT	6	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also testable with conditional jump instruction. (Active low) interrupt must remain low for at least 3 machine cycles for proper operation.
RD	8	Output strobe activated during a BUS read. Can be used to enable data onto the bus from an external device. Used as a read strobe to external data memory. (Active low)
RESET	4	Input which is used to initialize the processor. (Active low) (Non TTL V_{IH})
		Used during power down.
		Used during programming.
		Used during ROM verification.
WR	10	Output strobe during a bus write. (Active low)
		Used as write strobe to external data memory.
ALE	11	Address latch enable. This signal occurs once during each cycle and is useful as a clock output.
		The negative edge of ALE strobes address into external data and program memory.
PSEN	9	Program store enable. This output occurs only during a fetch to external program memory. (Active low)
SS	5	Single step input can be used in conjunction with ALE to "single step" the processor through each instruction.
		(Active low) Used in sync mode.
EA	7	External access input which forces all program memory fetches to reference external memory. Useful for emulation and debug. (Active high)
		Used during (18V) programming.
		Used during ROM verification (12V).
XTAL1	2	One side of crystal input for internal oscillator. Also input for external source. (Non TTL V_{IH})
XTAL2	3	Other side of crystal input.

Table 2. Instruction Set

Accumulator			
Mnemonic	Description	Bytes	Cycles
ADD A, R	Add register to A	1	1
ADD A, @R	Add data memory to A	1	1
ADD A, #data	Add immediate to A	2	2
ADDC A, R	Add register with carry	1	1
ADDC A, @R	Add data memory with carry	1	1
ADDC A, #data	Add immediate with carry	2	2
ANL A, R	And register to A	1	1
ANL A, @R	And data memory to A	1	1
ANL A, #data	And immediate to A	2	2
ORL A, R	Or register to A	1	1
ORL A, @R	Or data memory to A	1	1
ORL A, #data	Or immediate to A	2	2
XRL A, R	Exclusive or register to A	1	1
XRL A, @R	Exclusive or data memory to A	1	1
XRL A, #data	Exclusive or immediate to A	2	2
INC A	Increment A	1	1
DEC A	Decrement A	1	1
CLR A	Clear A	1	1
CPL A	Complement A	1	1
DA A	Decimal adjust A	1	1
SWAP A	Swap nibbles of A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1

Input/Output			
Mnemonic	Description	Bytes	Cycles
IN A, P	Input port to A	1	2
OUTL P, A	Output A to port	1	2
ANL P, #data	And immediate to port	2	2
ORL P, #data	Or immediate to port	2	2
INS A, BUS	Input BUS to A	1	2
OUTL BUS, A	Output A to BUS	1	2
ANL BUS, #data	And immediate to BUS	2	2
ORL BUS, #data	Or immediate to BUS	2	2
MOVD A, P	Input expander port to A	1	2
MOVD P, A	Output A to expander port	1	2
ANLD P, A	And A to expander port	1	2
ORLD P, A	Or A to expander port	1	2

Registers

Mnemonic	Description	Bytes	Cycles
INC R	Increment register	1	1
INC @R	Increment data memory	1	1
DEC R	Decrement register	1	1

Branch

Mnemonic	Description	Bytes	Cycles
JMP addr	Jump unconditional	2	2
JMPP @A	Jump indirect	1	2
DJNZ R, addr	Decrement register and skip	2	2
JC addr	Jump on carry = 1	2	2
JNC addr	Jump on carry = 0	2	2
JZ addr	Jump on A zero	2	2
JNZ addr	Jump on A not zero	2	2
JT0 addr	Jump on T0 = 1	2	2
JNT0 addr	Jump on T0 = 0	2	2
JT1 addr	Jump on T1 = 1	2	2
JNT1 addr	Jump on T1 = 0	2	2
JF0 addr	Jump on F0 = 1	2	2
JF1 addr	Jump on F1 = 1	2	2
JTF addr	Jump on timer flag	2	2
JNI addr	Jump on INT = 0	2	2
JBb addr	Jump on accumulator bit	2	2

Table 2. Instruction Set (Continued)

Subroutine			
Mnemonic	Description	Bytes	Cycles
CALL addr	Jump to subroutine	2	2
RET	Return	1	2
RETR	Return and restore status	1	2

Flags			
Mnemonic	Description	Bytes	Cycles
CLR C	Clear carry	1	1
CPL C	Complement carry	1	1
CLR F0	Clear flag 0	1	1
CPL F0	Complement flag 0	1	1
CLR F1	Clear flag 1	1	1
CPL F1	Complement flag 1	1	1

Data Moves			
Mnemonic	Description	Bytes	Cycles
MOV A, R	Move register to A	1	1
MOV A, @R	Move data memory to A	1	1
MOV A, #data	Move immediate to A	2	2
MOV R, A	Move A to register	1	1
MOV @R, A	Move A to data memory	1	1
MOV R, #data	Move immediate to register	2	2
MOV @R, #data	Move immediate to data memory	2	2
MOV A, PSW	Move PSW to A	1	1
MOV PSW, A	Move A to PSW	1	1
XCH A, R	Exchange A and register	1	1
XCH A, @R	Exchange A and data memory	1	1
XCHD A, @R	Exchange nibble of A and data memory	1	1
MOVX A, @R	Move external data memory to A	1	2
MOVX @R, A	Move A to external data memory	1	2
MOVP A, @A	Move to A from current page	1	2
MOVP3 A, @A	Move to A from page 3	1	2

Timer/Counter			
Mnemonic	Description	Bytes	Cycles
MOV A, T	Read timer/counter	1	1
MOV T, A	Load timer/counter	1	1
STRT T	Start timer	1	1
STRT CNT	Start counter	1	1
STOP TCNT	Stop timer/counter	1	1
EN TCNTI	Enable timer/counter interrupt	1	1
DIS TCNTI	Disable timer/counter interrupt	1	1

Control			
Mnemonic	Description	Bytes	Cycles
EN I	Enable external interrupt	1	1
DIS I	Disable external interrupt	1	1
SEL RB0	Select register bank 0	1	1
SEL RB1	Select register bank 1	1	1
SEL MB0	Select memory bank 0	1	1
SEL MB1	Select memory bank 1	1	1
ENT0 CLK	Enable clock output on T0	1	1

Mnemonic	Description	Bytes	Cycles
NOP	No operation	1	1

ABSOLUTE MAXIMUM RATINGS*

Case Temperature Under Bias 0°C to +70°C
Storage Temperature -65°C to +150°C
Voltage on any Pin with Respect
to Ground -0.5V to +7V
Power Dissipation 1.5W

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } +70^\circ\text{C}; V_{CC} = V_{DD} = 5V \pm 10\%; V_{SS} = 0V$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
V_{IL}	Input Low Voltage (All Except RESET, X1, X2)	-0.5		0.8	V	
V_{IL1}	Input Low Voltage (RESET, X1, X2)	-0.5		0.6	V	
V_{IH}	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.0		V_{CC}	V	
V_{IH1}	Input High Voltage (X1, X2, RESET)	3.8		V_{CC}	V	
V_{OL}	Output Low Voltage (BUS)			0.45	V	$I_{OL} = 2.0 \text{ mA}$
V_{OL1}	Output Low Voltage (RD, WR, PSEN, ALE)			0.45	V	$I_{OL} = 1.8 \text{ mA}$
V_{OL2}	Output Low Voltage (PROG)			0.45	V	$I_{OL} = 1.0 \text{ mA}$
V_{OL3}	Output Low Voltage (All Other Outputs)			0.45	V	$I_{OL} = 1.6 \text{ mA}$
V_{OL4}	Output Low Voltage (Any Four Port Outputs)			0.45	V	$I_{OL} = 10 \text{ mA}$
V_{OH}	Output High Voltage (BUS)	2.4			V	$I_{OH} = -400 \mu\text{A}$
V_{OH1}	Output High Voltage (RD, WR, PSEN, ALE)	2.4			V	$I_{OH} = -100 \mu\text{A}$
V_{OH2}	Output High Voltage (All Other Outputs)	2.4			V	$I_{OH} = -40 \mu\text{A}$

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } +70^\circ\text{C}$; $V_{CC} = V_{DD} = 5V \pm 10\%$; $V_{SS} = 0V$ (Continued)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
I_{L1}	Leakage Current (T1, INT)			± 10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$
I_{LI1}	Input Leakage Current (P10–P17, P20–P27, EA, SS)			–500	μA	$V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$
I_{LI2}	Input Leakage Current RESET	–10		–300	μA	$V_{SS} \leq V_{IN} \leq 3.8$
I_{L0}	Leakage Current (BUS, T0) (High Impedance State)			± 10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$
I_{DD}	V_{DD} Supply Current (RAM Standby)		3	5	mA	
			4	7	mA	
			5	10	mA	
$I_{DD} + I_{CC}$	Total Supply Current*		30	65	mA	
			35	70	mA	
			40	80	mA	
			30	100	mA	
			50	110	mA	
V_{DD}	RAM Standby Voltage	2.2		5.5	V	Standby Mode Reset $\leq V_{IL1}$
		2.2		5.5	V	
		2.2		5.5	V	

* $I_{CC} + I_{DD}$ are measured with all outputs in their high impedance state; RESET low; 8 MHz crystal applied; INT, SS, and EA floating.

†Any four Port Outputs can be loaded to a 10 mA maximum. Excessive heating and dissipation will result if more than four outputs are loaded to 10 mA.

$I_{OL} = 10 \text{ mA}$	V	0.45				Output Low Voltage (All Other Outputs)
$I_{OH} = -100 \mu\text{A}$	V			2.4		Output High Voltage (Any Four Port Outputs)
$I_{OH} = -100 \mu\text{A}$	V			2.4		Output High Voltage (BUS)
$I_{OH} = -100 \mu\text{A}$	V			2.4		Output High Voltage (RD, WR, PSEN, ALE)
$I_{OH} = -100 \mu\text{A}$	V			2.4		Output High Voltage (All Other Outputs)

A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C to } +70^\circ\text{C}; V_{CC} = V_{DD} = 5V \pm 10\%; V_{SS} = 0V$


Symbol	Parameter	f (t) (Note 3)	8 MHz		Unit	Conditions (Note 1)
			Min	Max		
t	Clock Period	1/xtal freq	125	1000	ns	(Note 3)
t _{LL}	ALE Pulse Width	3.5t-170	268		ns	
t _{AL}	Addr Setup to ALE	2t-110	140		ns	(Note 2)
t _{LA}	Addr Hold from ALE	t-40	85		ns	
t _{CC1}	Control Pulse Width (\overline{RD} , \overline{WR})	7.5t-200	675		ns	
t _{CC2}	Control Pulse Width (\overline{PSEN})	6t-200	550		ns	
t _{DW}	Data Setup before \overline{WR}	6.5t-200	613		ns	
t _{WD}	Data Hold after \overline{WR}	t-50	75		ns	
t _{DR}	Data Hold (\overline{RD} , \overline{PSEN})	1.5t-30	0	158	ns	
t _{RD1}	\overline{RD} to Data in	6t-170		580	ns	
t _{RD2}	\overline{PSEN} to Data in	4.5t-170		393	ns	
t _{AW}	Addr Setup to \overline{WR}	5t-150	475		ns	
t _{AD1}	Addr Setup to Data (\overline{RD})	10.5t-220		1093	ns	
t _{AD2}	Addr Setup to Data (\overline{PSEN})	7.5t-200		738	ns	
t _{AFC1}	Addr Float to \overline{RD} , \overline{WR}	2t-40	210		ns	(Note 2)
t _{AFC2}	Addr Float to \overline{PSEN}	0.5t-40	23		ns	(Note 2)
t _{LAFC1}	ALE to Control (\overline{RD} , \overline{WR})	3t-75	300		ns	
t _{LAFC2}	ALE to Control (\overline{PSEN})	1.5t-75	113		ns	
t _{CA1}	Control to ALE (\overline{RD} , \overline{WR} , PROG)	t-65	60		ns	
t _{CA2}	Control to ALE (\overline{PSEN})	4t-70	430		ns	
t _{CP}	Port Control Setup to PROG	1.5t-80	108		ns	
t _{PC}	Port Control Hold to PROG	4t-260	240		ns	
t _{PR}	PROG to P2 Input Valid	8.5t-120		943	ns	
t _{PF}	Input Data Hold from PROG	1.5t	0	188	ns	
t _{DP}	Output Data Setup	6t-290	460		ns	
t _{PD}	Output Data Hold	1.5t-90	98		ns	
t _{PP}	PROG Pulse Width	10.5t-250	1063		ns	
t _{PL}	Port 2 I/O Setup to ALE	4t-200	300		ns	
t _{LP}	Port 2 I/O Hold to ALE	0.5t-30	33		ns	
t _{PV}	Port Output from ALE	4.5t+100		663	ns	
t _{0PRR}	T0 Rep Rate	3t	375		ns	
t _{CY}	Cycle Time	15t	1.87	28	μs	

NOTES:


- Control outputs: $C_L = 80 \text{ pF}$. BUS Outputs: $C_L = 150 \text{ pF}$.
- BUS High Impedance Load 20 pF
- f(t) assumes 50% duty cycle on X1, X2. Max clock period is for a 1 MHz crystal input.

WAVEFORMS


INSTRUCTION FETCH FROM PROGRAM MEMORY




READ FROM EXTERNAL DATA MEMORY




WRITE TO EXTERNAL DATA MEMORY




INPUT AND OUTPUT FOR A.C. TESTS




PORT 1/PORT 2 TIMING




CRYSTAL OSCILLATOR MODE



CERAMIC RESONATOR MODE



DRIVING FROM EXTERNAL SOURCE



1

VERIFYING THE 8049KB ROM

Programming Verification

The following is a list of the pins used for verification and a description of their functions:


Pin	Function
XTAL1	Clock Input (3 to 4.0 MHz)
XTAL2	
RESET	Initialization and Address Latching
T0	Selection of Program or Verifying Mode
EA	Activation Verify Modes
BUS	Address and Data Output During Verify
P20-P22	Address Input

WARNING:

An indication of a properly socketed part is the appearance of the ALE clock output. The lack of this clock may be used to disable the programmer.

The Verify sequence is:

1. $V_{DD} = 5V$, Clock applied or internal oscillator operating, $\overline{RESET} = 0V$, $EA = 5V$, BUS floating.
2. Insert 8049KB in verify socket
3. $EA = 12V$ (activate verify mode)
4. Address applied to BUS and P20-23
5. $\overline{RESET} = 5V$ (latch address)
6. Read and verify Data on BUS
7. $\overline{RESET} = 0V$ and repeat from step 4
8. Verify socket should be at conditions of step 1 for removal from socket.



MCS[®]-48 EXPRESS

- 0°C to 70°C Operation
- -40°C to +85°C Operation
- 168 Hr. Burn-In

- 8048AH/8035AHL ■ 8748H
- 8049AH/8039AHL ■ 8243
- 8050AH/8040AHL ■ 8749H

The new Intel EXPRESS family of single-component 8-bit microcomputers offers enhanced processing options to the familiar 8048AH/8035AHL, 8748H, 8049AH/8039AHL, 8749H, 8050AH/8040AHL Intel components. These EXPRESS products are designed to meet the needs of those applications whose operating requirements exceed commercial standards, but fall short of military conditions.

The EXPRESS options include the commercial standard and -40°C to +85°C operation with or without 168 ±8 hours of dynamic burn-in at 125°C per MIL-STD-883, method 1015. Figure 1 summarizes the option marking designators and package selections.

For a complete description of 8048AH/8035AHL, 8748H, 8049AH/8039AHL, 8749H, 8040AHL and 8050AH features and operating characteristics, refer to the respective standard commercial grade data sheet. This document highlights only the electrical specifications which differ from the respective commercial part.

Temp Range °C	0-70	-40- +85	0-70	-40- +85
Burn In	0 Hrs	0 Hrs	168 Hrs	168 Hrs
	P8048AH	TP8048AH	QP8048AH	LP8048AH
	D8048AH	TD8048AH	QD8048AH	LD8048AH
	D8748H	TD8748H	QD8748H	LD8748H
	P8035AHL	TP8035AHL	QP8035AHL	LP8035AHL
	D8035AHL	TD8035AHL	QD8035AHL	LD8035AHL
	P8049AH	TP8049AH	QP8049AH	LP8049AH
	D8049AH	TD8049AH	QD8049AH	LD8049AH
	D8749H	TD8749AH	QD8749H	LD8749AH
	P8039AHL	TP8039AHL	QP8039AHL	LP8039AHL
	D8039AHL	TD8039AHL	QD8039AHL	LD8039AHL
	P8050AH	TP8050AH	QP8050AH	LP8050AH
	D8050AH	TD8050AH	QD8050AH	LD8050AH
	P8040AHL	TP8040AHL	QP8040AHL	LP8040AHL
	D8040AHL	TD8040AHL	QD8040AHL	LD8040AHL
	P8243	TP8243	QP8243	—
	D8243	TD8243	QD8243	LD8243

* Commercial Grade
P Plastic Package
D Cerdip Package

Extended Temperature Electrical Specification Deviations*

TP8048AH/TP8035AHL/LP8048AH/LP8035AHL
TD8048AH/TD8035AHL/LD8048AH/LD8035AHL

D.C. CHARACTERISTICS $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$; $V_{CC} = V_{DD} = 5\text{V} \pm 10\%$; $V_{SS} = 0\text{V}$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
V_{IH}	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.2		V_{CC}	V	
I_{DD}	V_{DD} Supply Current		4	8	mA	
$I_{DD} + I_{CC}$	Total Supply Current		40	80	mA	

1

TP8049AH/TP8039AHL/LP8049AH/LP8039AHL
TD8049AH/TD8039AHL/LD8049AH/LD8039AHL

D.C. CHARACTERISTICS $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$; $V_{CC} = V_{DD} = 5\text{V} \pm 10\%$; $V_{SS} = 0\text{V}$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
V_{IH}	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.2		V_{CC}	V	
I_{DD}	V_{DD} Supply Current		5	10	mA	
$I_{DD} + I_{CC}$	Total Supply Current		50	100	mA	

TP8050AH/TP8040AHL/LP8050AHL/LP8040AHL
TD8050AH/TD8040AHL/LD8050AH/LD8040AHL

D.C. CHARACTERISTICS $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$; $V_{CC} = V_{DD} = 5\text{V} \pm 10\%$; $V_{SS} = 0\text{V}$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
V_{IH}	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.2		V_{CC}	V	
I_{DD}	V_{DD} Supply Current		10	20	mA	
$I_{DD} + I_{CC}$	Total Supply Current		75	120	mA	

Extended Temperature Electrical Specification Deviations*

TD8748H/LD8748H

D.C. CHARACTERISTICS $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$; $V_{CC} = V_{DD} = 5V \pm 10\%$; $V_{SS} = 0V$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
V_{IH}	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.2		V_{CC}	V	
$I_{DD} + I_{CC}$	Total Supply Current		50	130	mA	

TD8749H/LD8749H

D.C. CHARACTERISTICS $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$; $V_{CC} = V_{DD} = 5V \pm 10\%$; $V_{SS} = 0V$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
V_{IH}	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.2		V_{CC}	V	
$I_{DD} + I_{CC}$	Total Supply Current		75	150	mA	

TP8743/TD8243/LD8243

D.C. CHARACTERISTICS $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$; $V_{CC} = 5V \pm 10\%$; $V_{SS} = 0V$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
I_{CC}	V_{CC} Supply Current		15	25	mA	

*Refer to individual commercial grade data sheet for complete operating characteristics.



MCS[®] 51 Family of Microcontrollers Architectural Overview

2

September 1993

Order Number: 270251-004

2-1

MCS[®]-51 Family of Microcontrollers **Architectural Overview**

CONTENTS	PAGE	CONTENTS	PAGE
INTRODUCTION	2-3	Arithmetic Instructions	2-8
CHMOS Devices	2-4	Logical Instructions	2-10
MEMORY ORGANIZATION IN MCS[®]-51		Data Transfers	2-10
DEVICES	2-4	Boolean Instructions	2-12
Logical Separation of Program and Data		Jump Instructions	2-14
Memory	2-4	CPU TIMING	2-15
Program Memory	2-5	Machine Cycles	2-16
Data Memory	2-6	Interrupt Structure	2-18
THE MCS[®]-51 INSTRUCTION SET	2-7	ADDITIONAL REFERENCES	2-20
Program Status Word	2-7		
Addressing Modes	2-8		

INTRODUCTION

The 8051 is the original member of the MCS[®]-51 family, and is the core for all MCS-51 devices. The features of the 8051 core are:

- 8-bit CPU optimized for control applications
- Extensive Boolean processing (single-bit logic) capabilities
- 64K Program Memory address space
- 64K Data Memory address space
- On-chip Program Memory
- 128 bytes of on-chip Data RAM
- 32 bidirectional and individually addressable I/O lines
- Two 16-bit timer/counters
- Full duplex UART
- 6-source/5-vector interrupt structure with two priority levels
- On-chip clock oscillator

2

The basic architectural structure of this 8051 core is shown in Figure 1.





Figure 1. Block Diagram of the 8051 Core

Figure 2. MCS[®]-51 Memory Structure

CHMOS Devices

Functionally, the CHMOS devices (designated with "C" in the middle of the device name) are all fully compatible with the 8051, but being CMOS, draw less current than an HMOS counterpart. To further exploit the power savings available in CMOS circuitry, two reduced power modes are added:

- Software-invoked Idle Mode, during which the CPU is turned off while the RAM and other on-chip peripherals continue operating. In this mode, current draw is reduced to about 15% of the current drawn when the device is fully active.
- Software-invoked Power Down Mode, during which all on-chip activities are suspended. The on-chip RAM continues to hold its data. In this mode the device typically draws less than 10 μ A.

Although the 80C51BH is functionally compatible with its HMOS counterpart, specific differences between the two types of devices must be considered in the design of an application circuit if one wishes to ensure complete interchangeability between the HMOS and CHMOS devices. These considerations are discussed in the Application Note AP-252, "Designing with the 80C51BH".

For more information on the individual devices and features, refer to the Hardware Descriptions and Data Sheets of the specific device.

MEMORY ORGANIZATION IN MCS[®]-51 DEVICES

Logical Separation of Program and Data Memory

All MCS-51 devices have separate address spaces for Program and Data Memory, as shown in Figure 2. The logical separation of Program and Data Memory allows the Data Memory to be accessed by 8-bit addresses, which can be more quickly stored and manipulated by an 8-bit CPU. Nevertheless, 16-bit Data Memory addresses can also be generated through the DPTR register.

Program Memory can only be read, not written to. There can be up to 64K bytes of Program Memory. In the ROM and EPROM versions of these devices the lowest 4K, 8K or 16K bytes of Program Memory are provided on-chip. Refer to Table 1 for the amount of on-chip ROM (or EPROM) on each device. In the ROMless versions all Program Memory is external. The read strobe for external Program Memory is the signal $\overline{\text{PSEN}}$ (Program Store Enable).

Data Memory occupies a separate address space from Program Memory. Up to 64K bytes of external RAM can be addressed in the external Data Memory space. The CPU generates read and write signals, \overline{RD} and \overline{WR} , as needed during external Data Memory accesses.

External Program Memory and external Data Memory may be combined if desired by applying the \overline{RD} and \overline{PSEN} signals to the inputs of an AND gate and using the output of the gate as the read strobe to the external Program/Data memory.

Program Memory

Figure 3 shows a map of the lower part of the Program Memory. After reset, the CPU begins execution from location 0000H.

As shown in Figure 3, each interrupt is assigned a fixed location in Program Memory. The interrupt causes the CPU to jump to that location, where it commences execution of the service routine. External Interrupt 0, for example, is assigned to location 0003H. If External Interrupt 0 is going to be used, its service routine must begin at location 0003H. If the interrupt is not going to be used, its service location is available as general purpose Program Memory.




Figure 3. MCS®-51 Program Memory

The interrupt service locations are spaced at 8-byte intervals: 0003H for External Interrupt 0, 000BH for Timer 0, 0013H for External Interrupt 1, 001BH for Timer 1, etc. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within that 8-byte interval. Longer service routines can use a jump instruction to skip over subsequent interrupt locations, if other interrupts are in use.

The lowest 4K (or 8K or 16K or 32K) bytes of Program Memory can be either in the on-chip ROM or in an external ROM. This selection is made by strapping the \overline{EA} (External Access) pin to either V_{CC} or V_{SS} .

In the 4K byte ROM devices, if the \overline{EA} pin is strapped to V_{CC} , then program fetches to addresses 0000H through 0FFFH are directed to the internal ROM. Program fetches to addresses 1000H through FFFFH are directed to external ROM.

In the 8K byte ROM devices, $\overline{EA} = V_{CC}$ selects addresses 0000H through 1FFFH to be internal, and addresses 2000H through FFFFH to be external.

In the 16K byte ROM devices, $\overline{EA} = V_{CC}$ selects addresses 0000H through 3FFFH to be internal, and addresses 4000H through FFFFH to be external.

If the \overline{EA} pin is strapped to V_{SS} , then all program fetches are directed to external ROM. The ROMless parts must have this pin externally strapped to V_{SS} to enable them to execute properly.

The read strobe to external ROM, \overline{PSEN} , is used for all external program fetches. \overline{PSEN} is not activated for internal program fetches.




Figure 4. Executing from External Program Memory

The hardware configuration for external program execution is shown in Figure 4. Note that 16 I/O lines (Ports 0 and 2) are dedicated to bus functions during external Program Memory fetches. Port 0 (P0 in Figure 4) serves as a multiplexed address/data bus. It emits the low byte of the Program Counter (PCL) as an address, and then goes into a float state awaiting the arrival of the code byte from the Program Memory. During the time that the low byte of the Program Counter is valid on P0, the signal ALE (Address Latch Enable) clocks this byte into an address latch. Meanwhile, Port 2 (P2 in Figure 4) emits the high byte of the Program Counter (PCH). Then \overline{PSEN} strobes the EPROM and the code byte is read into the microcontroller.

Program Memory addresses are always 16 bits wide, even though the actual amount of Program Memory used may be less than 64K bytes. External program execution sacrifices two of the 8-bit ports, P0 and P2, to the function of addressing the Program Memory.

Data Memory

The right half of Figure 2 shows the internal and external Data Memory spaces available to the MCS-51 user.

Figure 5 shows a hardware configuration for accessing up to 2K bytes of external RAM. The CPU in this case is executing from internal ROM. Port 0 serves as a multiplexed address/data bus to the RAM, and 3 lines of Port 2 are being used to page the RAM. The CPU generates RD and WR signals as needed during external RAM accesses.




Figure 5. Accessing External Data Memory.
If the Program Memory is Internal, the Other Bits of P2 are Available as I/O.

There can be up to 64K bytes of external Data Memory. External Data Memory addresses can be either 1 or 2 bytes wide. One-byte addresses are often used in conjunction with one or more other I/O lines to page the RAM, as shown in Figure 5. Two-byte addresses can also be used, in which case the high address byte is emitted at Port 2.




Figure 6. Internal Data Memory

Internal Data Memory is mapped in Figure 6. The memory space is shown divided into three blocks, which are generally referred to as the Lower 128, the Upper 128, and SFR space.

Internal Data Memory addresses are always one byte wide, which implies an address space of only 256 bytes. However, the addressing modes for internal RAM can in fact accommodate 384 bytes, using a simple trick. Direct addresses higher than 7FH access one memory space, and indirect addresses higher than 7FH access a different memory space. Thus Figure 6 shows the Upper 128 and SFR space occupying the same block of addresses, 80H through FFH, although they are physically separate entities.




Figure 7. The Lower 128 Bytes of Internal RAM

The Lower 128 bytes of RAM are present in all MCS-51 devices as mapped in Figure 7. The lowest 32 bytes are grouped into 4 banks of 8 registers. Program instructions call out these registers as R0 through R7. Two bits in the Program Status Word (PSW) select which register bank is in use. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing.




Figure 8. The Upper 128 Bytes of Internal RAM




Figure 10. PSW (Program Status Word) Register in MCS-51 Devices

The next 16 bytes above the register banks form a block of bit-addressable memory space. The MCS-51 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

All of the bytes in the Lower 128 can be accessed by either direct or indirect addressing. The Upper 128 (Figure 8) can only be accessed by indirect addressing. The Upper 128 bytes of RAM are not implemented in the 8051, but are in the devices with 256 bytes of RAM. (See Table 1).

Figure 9 gives a brief look at the Special Function Register (SFR) space. SFRs include the Port latches, timers, peripheral controls, etc. These registers can only be accessed by direct addressing. In general, all MCS-51 microcontrollers have the same SFRs as the 8051, and at the same addresses in SFR space. However, enhancements to the 8051 have additional SFRs that are not present in the 8051, nor perhaps in other proliferations of the family.




Figure 9. SFR Space

Sixteen addresses in SFR space are both byte- and bit-addressable. The bit-addressable SFRs are those whose address ends in 000B. The bit addresses in this area are 80H through FFH.

THE MCS-51 INSTRUCTION SET

All members of the MCS-51 family execute the same instruction set. The MCS-51 instruction set is optimized for 8-bit control applications. It provides a variety of fast addressing modes for accessing the internal RAM to facilitate byte operations on small data structures. The instruction set provides extensive support for one-bit variables as a separate data type, allowing direct bit manipulation in control and logic systems that require Boolean processing.

An overview of the MCS-51 instruction set is presented below, with a brief description of how certain instructions might be used. References to "the assembler" in this discussion are to Intel's MCS-51 Macro Assembler, ASM51. More detailed information on the instruction set can be found in the MCS-51 Macro Assembler User's Guide (Order No. 9800937 for ISIS Systems, Order No. 122752 for DOS Systems).

Program Status Word

The Program Status Word (PSW) contains several status bits that reflect the current state of the CPU. The PSW, shown in Figure 10, resides in SFR space. It contains the Carry bit, the Auxiliary Carry (for BCD operations), the two register bank select bits, the Overflow flag, a Parity bit, and two user-definable status flags.

The Carry bit, other than serving the functions of a Carry bit in arithmetic operations, also serves as the "Accumulator" for a number of Boolean operations.

The bits RS0 and RS1 are used to select one of the four register banks shown in Figure 7. A number of instructions refer to these RAM locations as R0 through R7. The selection of which of the four banks is being referred to is made on the basis of the bits RS0 and RS1 at execution time.

The Parity bit reflects the number of 1s in the Accumulator: $P = 1$ if the Accumulator contains an odd number of 1s, and $P = 0$ if the Accumulator contains an even number of 1s. Thus the number of 1s in the Accumulator plus P is always even.

Two bits in the PSW are uncommitted and may be used as general purpose status flags.

Addressing Modes

The addressing modes in the MCS-51 instruction set are as follows:

DIRECT ADDRESSING

In direct addressing the operand is specified by an 8-bit address field in the instruction. Only internal Data RAM and SFRs can be directly addressed.

INDIRECT ADDRESSING

In indirect addressing the instruction specifies a register which contains the address of the operand. Both internal and external RAM can be indirectly addressed.

The address register for 8-bit addresses can be R0 or R1 of the selected register bank, or the Stack Pointer. The address register for 16-bit addresses can only be the 16-bit "data pointer" register, DPTR.

REGISTER INSTRUCTIONS

The register banks, containing registers R0 through R7, can be accessed by certain instructions which carry a 3-bit register specification within the opcode of the instruction. Instructions that access the registers this way are code efficient, since this mode eliminates an address byte. When the instruction is executed, one of the eight registers in the selected bank is accessed. One of four banks is selected at execution time by the two bank select bits in the PSW.

REGISTER-SPECIFIC INSTRUCTIONS

Some instructions are specific to a certain register. For example, some instructions always operate on the Accumulator, or Data Pointer, etc., so no address byte is needed to point to it. The opcode itself does that. Instructions that refer to the Accumulator as A assemble as accumulator-specific opcodes.

IMMEDIATE CONSTANTS

The value of a constant can follow the opcode in Program Memory. For example,

```
MOV A, #100
```

loads the Accumulator with the decimal number 100. The same number could be specified in hex digits as 64H.

INDEXED ADDRESSING

Only Program Memory can be accessed with indexed addressing, and it can only be read. This addressing mode is intended for reading look-up tables in Program Memory. A 16-bit base register (either DPTR or the Program Counter) points to the base of the table, and the Accumulator is set up with the table entry number. The address of the table entry in Program Memory is formed by adding the Accumulator data to the base pointer.

Another type of indexed addressing is used in the "case jump" instruction. In this case the destination address of a jump instruction is computed as the sum of the base pointer and the Accumulator data.

Arithmetic Instructions

The menu of arithmetic instructions is listed in Table 2. The table indicates the addressing modes that can be used with each instruction to access the <byte> operand. For example, the ADD A, <byte> instruction can be written as:

ADD	A, 7FH	(direct addressing)
ADD	A, @R0	(indirect addressing)
ADD	A, R7	(register addressing)
ADD	A, #127	(immediate constant)

The execution times listed in Table 2 assume a 12 MHz clock frequency. All of the arithmetic instructions execute in 1 μ s except the INC DPTR instruction, which takes 2 μ s, and the Multiply and Divide instructions, which take 4 μ s.

Note that any byte in the internal Data Memory space can be incremented or decremented without going through the Accumulator.

One of the INC instructions operates on the 16-bit Data Pointer. The Data Pointer is used to generate 16-bit addresses for external memory, so being able to increment it in one 16-bit operation is a useful feature.

The MUL AB instruction multiplies the Accumulator by the data in the B register and puts the 16-bit product into the concatenated B and Accumulator registers.

Table 2. A List of the MCS®-51 Arithmetic Instructions

Mnemonic	Operation	Addressing Modes				Execution Time (μs)
		Dir	Ind	Reg	Imm	
ADD A,<byte>	A = A + <byte>	X	X	X	X	1
ADDC A,<byte>	A = A + <byte> + C	X	X	X	X	1
SUBB A,<byte>	A = A - <byte> - C	X	X	X	X	1
INC A	A = A + 1	Accumulator only				1
INC <byte>	<byte> = <byte> + 1	X	X	X		1
INC DPTR	DPTR = DPTR + 1	Data Pointer only				2
DEC A	A = A - 1	Accumulator only				1
DEC <byte>	<byte> = <byte> - 1	X	X	X		1
MUL AB	B:A = B x A	ACC and B only				4
DIV AB	A = Int [A/B] B = Mod [A/B]	ACC and B only				4
DA A	Decimal Adjust	Accumulator only				1

The DIV AB instruction divides the Accumulator by the data in the B register and leaves the 8-bit quotient in the Accumulator, and the 8-bit remainder in the B register.

Oddly enough, DIV AB finds less use in arithmetic "divide" routines than in radix conversions and programmable shift operations. An example of the use of DIV AB in a radix conversion will be given later. In shift operations, dividing a number by 2ⁿ shifts its n bits to the right. Using DIV AB to perform the division

completes the shift in 4 μs and leaves the B register holding the bits that were shifted out.

The DA A instruction is for BCD arithmetic operations. In BCD arithmetic, ADD and ADDC instructions should always be followed by a DA A operation, to ensure that the result is also in BCD. Note that DA A will not convert a binary number to BCD. The DA A operation produces a meaningful result only as the second step in the addition of two BCD bytes.

Table 3. A List of the MCS®-51 Logical Instructions

Mnemonic	Operation	Addressing Modes				Execution Time (μs)
		Dir	Ind	Reg	Imm	
ANL A,<byte>	A = A .AND. <byte>	X	X	X	X	1
ANL <byte>,A	<byte> = <byte> .AND. A	X				1
ANL <byte>,#data	<byte> = <byte> .AND. #data	X				2
ORL A,<byte>	A = A .OR. <byte>	X	X	X	X	1
ORL <byte>,A	<byte> = <byte> .OR. A	X				1
ORL <byte>,#data	<byte> = <byte> .OR. #data	X				2
XRL A,<byte>	A = A .XOR. <byte>	X	X	X	X	1
XRL <byte>,A	<byte> = <byte> .XOR. A	X				1
XRL <byte>,#data	<byte> = <byte> .XOR. #data	X				2
CRL A	A = 00H	Accumulator only				1
CPL A	A = .NOT. A	Accumulator only				1
RL A	Rotate ACC Left 1 bit	Accumulator only				1
RLC A	Rotate Left through Carry	Accumulator only				1
RR A	Rotate ACC Right 1 bit	Accumulator only				1
RRC A	Rotate Right through Carry	Accumulator only				1
SWAP A	Swap Nibbles in A	Accumulator only				1

Logical Instructions

Table 3 shows the list of MCS-51 logical instructions. The instructions that perform Boolean operations (AND, OR, Exclusive OR, NOT) on bytes perform the operation on a bit-by-bit basis. That is, if the Accumulator contains 00110101B and <byte> contains 01010011B, then

```
ANL  A,<byte>
```

will leave the Accumulator holding 00010001B.

The addressing modes that can be used to access the <byte> operand are listed in Table 3. Thus, the ANL A,<byte> instruction may take any of the forms

```
ANL  A,7FH      (direct addressing)
ANL  A,@R1      (indirect addressing)
ANL  A,R6       (register addressing)
ANL  A,#53H     (immediate constant)
```

All of the logical instructions that are Accumulator-specific execute in 1 μ s (using a 12 MHz clock). The others take 2 μ s.

Note that Boolean operations can be performed on any byte in the lower 128 internal Data Memory space or the SFR space using direct addressing, without having to use the Accumulator. The XRL <byte>, #data instruction, for example, offers a quick and easy way to invert port bits, as in

```
XRL  P1,#0FFH
```

If the operation is in response to an interrupt, not using the Accumulator saves the time and effort to stack it in the service routine.

The Rotate instructions (RL A, RLC A, etc.) shift the Accumulator 1 bit to the left or right. For a left rotation, the MSB rolls into the LSB position. For a right rotation, the LSB rolls into the MSB position.

The SWAP A instruction interchanges the high and low nibbles within the Accumulator. This is a useful operation in BCD manipulations. For example, if the Accumulator contains a binary number which is known to be less than 100, it can be quickly converted to BCD by the following code:

```
MOV  B,#10
DIV  AB
SWAP A
ADD  A,B
```

Dividing the number by 10 leaves the tens digit in the low nibble of the Accumulator, and the ones digit in the B register. The SWAP and ADD instructions move the tens digit to the high nibble of the Accumulator, and the ones digit to the low nibble.

Data Transfers

INTERNAL RAM

Table 4 shows the menu of instructions that are available for moving data around within the internal memory spaces, and the addressing modes that can be used with each one. With a 12 MHz clock, all of these instructions execute in either 1 or 2 μ s.

The MOV <dest>, <src> instruction allows data to be transferred between any two internal RAM or SFR locations without going through the Accumulator. Remember the Upper 128 bytes of data RAM can be accessed only by indirect addressing, and SFR space only by direct addressing.

Note that in all MCS-51 devices, the stack resides in on-chip RAM, and grows upwards. The PUSH instruction first increments the Stack Pointer (SP), then copies the byte into the stack. PUSH and POP use only direct addressing to identify the byte being saved or restored,

Table 4. A List of the MCS®-51 Data Transfer Instructions that Access Internal Data Memory Space

Mnemonic	Operation	Addressing Modes				Execution Time (μ s)
		Dir	Ind	Reg	Imm	
MOV A,<src>	A = <src>	X	X	X	X	1
MOV <dest>,A	<dest> = A	X	X	X		1
MOV <dest>, <src>	<dest> = <src>	X	X	X	X	2
MOV DPTR,#data16	DPTR = 16-bit immediate constant.				X	2
PUSH <src>	INC SP : MOV "@SP", <src>	X				2
POP <dest>	MOV <dest>, "@SP" : DEC SP	X				2
XCH A,<byte>	ACC and <byte> exchange data	X	X	X		1
XCHD A,@Ri	ACC and @Ri exchange low nibbles		X			1

but the stack itself is accessed by indirect addressing using the SP register. This means the stack can go into the Upper 128, if they are implemented, but not into SFR space.

In devices that do not implement the Upper 128, if the SP points to the Upper 128, PUSHed bytes are lost, and POPped bytes are indeterminate.

The Data Transfer instructions include a 16-bit MOV that can be used to initialize the Data Pointer (DPTR) for look-up tables in Program Memory, or for 16-bit external Data Memory accesses.

The XCH A, <byte> instruction causes the Accumulator and addressed byte to exchange data. The XCHD A,@Ri instruction is similar, but only the low nibbles are involved in the exchange.

To see how XCH and XCHD can be used to facilitate data manipulations, consider first the problem of shifting an 8-digit BCD number two digits to the right. Figure 11 shows how this can be done using direct MOVs, and for comparison how it can be done using XCH instructions. To aid in understanding how the code works, the contents of the registers that are holding the BCD number and the content of the Accumulator are shown alongside each instruction to indicate their status after the instruction has been executed.

		2A	2B	2C	2D	2E	ACC
MOV	A,2EH	00	12	34	56	78	78
MOV	2EH,2DH	00	12	34	56	56	78
MOV	2DH,2CH	00	12	34	34	56	78
MOV	2CH,2BH	00	12	12	34	56	78
MOV	2BH,#0	00	00	12	34	56	78

(a) Using direct MOVs: 14 bytes, 9 μ s

		2A	2B	2C	2D	2E	ACC
CLR	A	00	12	34	56	78	00
XCH	A,2BH	00	00	34	56	78	12
XCH	A,2CH	00	00	12	56	78	34
XCH	A,2DH	00	00	12	34	78	56
XCH	A,2EH	00	00	12	34	56	78

(b) Using XCHs: 9 bytes, 5 μ s

Figure 11. Shifting a BCD Number Two Digits to the Right

After the routine has been executed, the Accumulator contains the two digits that were shifted out on the right. Doing the routine with direct MOVs uses 14 code bytes and 9 μ s of execution time (assuming a 12 MHz clock). The same operation with XCHs uses less code and executes almost twice as fast.

To right-shift by an odd number of digits, a one-digit shift must be executed. Figure 12 shows a sample of code that will right-shift a BCD number one digit, using the XCHD instruction. Again, the contents of the registers holding the number and of the Accumulator are shown alongside each instruction.

		2A	2B	2C	2D	2E	ACC
MOV	R1,#2EH	00	12	34	56	78	XX
MOV	R0,#2DH	00	12	34	56	78	XX

loop for R1 = 2EH:

LOOP: MOV	A,@R1	00	12	34	56	78	78
XCHD	A,@R0	00	12	34	58	78	76
SWAP	A	00	12	34	58	78	67
MOV	@R1,A	00	12	34	58	67	67
DEC	R1	00	12	34	58	67	67
DEC	R0	00	12	34	58	67	67
CJNE	R1,#2AH,LOOP						

loop for R1 = 2DH:

		00	12	38	45	67	45
--	--	----	----	----	----	----	----

loop for R1 = 2CH:

		00	18	23	45	67	23
--	--	----	----	----	----	----	----

loop for R1 = 2BH:

		08	01	23	45	67	01
--	--	----	----	----	----	----	----

CLR	A	08	01	23	45	67	00
XCH	A,2AH	00	01	23	45	67	08

Figure 12. Shifting a BCD Number One Digit to the Right

First, pointers R1 and R0 are set up to point to the two bytes containing the last four BCD digits. Then a loop is executed which leaves the last byte, location 2EH, holding the last two digits of the shifted number. The pointers are decremented, and the loop is repeated for location 2DH. The CJNE instruction (Compare and Jump if Not Equal) is a loop control that will be described later.

The loop is executed from LOOP to CJNE for R1 = 2EH, 2DH, 2CH and 2BH. At that point the digit that was originally shifted out on the right has propagated to location 2AH. Since that location should be left with 0s, the lost digit is moved to the Accumulator.

EXTERNAL RAM

Table 5 shows a list of the Data Transfer instructions that access external Data Memory. Only indirect addressing can be used. The choice is whether to use a one-byte address, @Ri, where Ri can be either R0 or R1 of the selected register bank, or a two-byte address, @DPTR. The disadvantage to using 16-bit addresses if only a few K bytes of external RAM are involved is that 16-bit addresses use all 8 bits of Port 2 as address bus. On the other hand, 8-bit addresses allow one to address a few K bytes of RAM, as shown in Figure 5, without having to sacrifice all of Port 2.

All of these instructions execute in 2 μ s, with a 12 MHz clock.

Table 5. A List of the MCS®-51 Data Transfer Instructions that Access External Data Memory Space

Address Width	Mnemonic	Operation	Execution Time (μ s)
8 bits	MOVX A,@Ri	Read external RAM @Ri	2
8 bits	MOVX @Ri,A	Write external RAM @Ri	2
16 bits	MOVX A,@DPTR	Read external RAM @DPTR	2
16 bits	MOVX @DPTR,A	Write external RAM @DPTR	2

Note that in all external Data RAM accesses, the Accumulator is always either the destination or source of the data.

The read and write strobes to external RAM are activated only during the execution of a MOVX instruction. Normally these signals are inactive, and in fact if they're not going to be used at all, their pins are available as extra I/O lines. More about that later.

LOOKUP TABLES

Table 6 shows the two instructions that are available for reading lookup tables in Program Memory. Since these instructions access only Program Memory, the lookup tables can only be read, not updated. The mnemonic is MOVC for "move constant".

If the table access is to external Program Memory, then the read strobe is PSEN.

Table 6. The MCS®-51 Lookup Table Read Instructions

Mnemonic	Operation	Execution Time (μ s)
MOVC A,@A+DPTR	Read Pgm Memory at (A + DPTR)	2
MOVC A,@A+PC	Read Pgm Memory at (A + PC)	2

The first MOVC instruction in Table 6 can accommodate a table of up to 256 entries, numbered 0 through 255. The number of the desired entry is loaded into the Accumulator, and the Data Pointer is set up to point to beginning of the table. Then

```
MOVC A,@A+DPTR
```

copies the desired table entry into the Accumulator.

The other MOVC instruction works the same way, except the Program Counter (PC) is used as the table base, and the table is accessed through a subroutine. First the number of the desired entry is loaded into the Accumulator, and the subroutine is called:

```
MOV A,ENTRY_NUMBER
CALL TABLE
```

The subroutine "TABLE" would look like this:

```
TABLE: MOVC A,@A+PC
RET
```

The table itself immediately follows the RET (return) instruction in Program Memory. This type of table can have up to 255 entries, numbered 1 through 255. Number 0 can not be used, because at the time the MOVC instruction is executed, the PC contains the address of the RET instruction. An entry numbered 0 would be the RET opcode itself.

Boolean Instructions

MCS-51 devices contain a complete Boolean (single-bit) processor. The internal RAM contains 128 addressable bits, and the SFR space can support up to 128 other addressable bits. All of the port lines are bit-addressable, and each one can be treated as a separate single-bit port. The instructions that access these bits are not just conditional branches, but a complete menu of move, set, clear, complement, OR, and AND instructions. These kinds of bit operations are not easily obtained in other architectures with any amount of byte-oriented software.

Table 7. A List of the MCS®-51 Boolean Instructions

Mnemonic	Operation	Execution Time (μs)
ANL C,bit	C = C.AND. bit	2
ANL C,/bit	C = C.AND. .NOT. bit	2
ORL C,bit	C = C.OR. bit	2
ORL C,/bit	C = C.OR. .NOT. bit	2
MOV C,bit	C = bit	1
MOV bit,C	bit = C	2
CLR C	C = 0	1
CLR bit	bit = 0	1
SETB C	C = 1	1
SETB bit	bit = 1	1
CPL C	C = .NOT. C	1
CPL bit	bit = .NOT. bit	1
JC rel	Jump if C = 1	2
JNC rel	Jump if C = 0	2
JB bit,rel	Jump if bit = 1	2
JNB bit,rel	Jump if bit = 0	2
JBC bit,rel	Jump if bit = 1; CLR bit	2

The instruction set for the Boolean processor is shown in Table 7. All bit accesses are by direct addressing. Bit addresses 00H through 7FH are in the Lower 128, and bit addresses 80H through FFH are in SFR space.

Note how easily an internal flag can be moved to a port pin:

```
MOV C,FLAG
MOV P1.0,C
```

In this example, FLAG is the name of any addressable bit in the Lower 128 or SFR space. An I/O line (the LSB of Port 1, in this case) is set or cleared depending on whether the flag bit is 1 or 0.

The Carry bit in the PSW is used as the single-bit Accumulator of the Boolean processor. Bit instructions that refer to the Carry bit as C assemble as Carry-specific instructions (CLR C, etc). The Carry bit also has a direct address, since it resides in the PSW register, which is bit-addressable.

Note that the Boolean instruction set includes ANL and ORL operations, but not the XRL (Exclusive OR) operation. An XRL operation is simple to implement in software. Suppose, for example, it is required to form the Exclusive OR of two bits:

C = bit1 .XRL. bit2

The software to do that could be as follows:

```
MOV C,bit1
JNB bit2,OVER
CPL C
```

OVER: (continue)

First, bit1 is moved to the Carry. If bit2 = 0, then C now contains the correct result. That is, bit1 .XRL. bit2 = bit1 if bit2 = 0. On the other hand, if bit2 = 1 C now contains the complement of the correct result. It need only be inverted (CPL C) to complete the operation.

This code uses the JNB instruction, one of a series of bit-test instructions which execute a jump if the addressed bit is set (JC, JB, JBC) or if the addressed bit is not set (JNC, JNB). In the above case, bit2 is being tested, and if bit2 = 0 the CPL C instruction is jumped over.

JBC executes the jump if the addressed bit is set, and also clears the bit. Thus a flag can be tested and cleared in one operation.

All the PSW bits are directly addressable, so the Parity bit, or the general purpose flags, for example, are also available to the bit-test instructions.

RELATIVE OFFSET

The destination address for these jumps is specified to the assembler by a label or by an actual address in Program Memory. However, the destination address assembles to a **relative** offset byte. This is a signed (two's complement) offset byte which is added to the PC in two's complement arithmetic if the jump is executed.

The range of the jump is therefore -128 to +127 Program Memory bytes relative to the first byte following the instruction.

Jump Instructions

Table 8 shows the list of unconditional jumps.

**Table 8. Unconditional Jumps
in MCS®-51 Devices**

Mnemonic	Operation	Execution Time (μs)
JMP addr	Jump to addr	2
JMP @A + DPTR	Jump to A + DPTR	2
CALL addr	Call subroutine at addr	2
RET	Return from subroutine	2
RETI	Return from interrupt	2
NOP	No operation	1

The Table lists a single “JMP addr” instruction, but in fact there are three—SJMP, LJMP and AJMP—which differ in the format of the destination address. JMP is a generic mnemonic which can be used if the programmer does not care which way the jump is encoded.

The SJMP instruction encodes the destination address as a relative offset, as described above. The instruction is 2 bytes long, consisting of the opcode and the relative offset byte. The jump distance is limited to a range of -128 to +127 bytes relative to the instruction following the SJMP.

The LJMP instruction encodes the destination address as a 16-bit constant. The instruction is 3 bytes long, consisting of the opcode and two address bytes. The destination address can be anywhere in the 64K Program Memory space.

The AJMP instruction encodes the destination address as an 11-bit constant. The instruction is 2 bytes long, consisting of the opcode, which itself contains 3 of the 11 address bits, followed by another byte containing the low 8 bits of the destination address. When the instruction is executed, these 11 bits are simply substituted for the low 11 bits in the PC. The high 5 bits stay the same. Hence the destination has to be within the same 2K block as the instruction following the AJMP.

In all cases the programmer specifies the destination address to the assembler in the same way: as a label or as a 16-bit constant. The assembler will put the destination address into the correct format for the given instruction. If the format required by the instruction will not support the distance to the specified destination address, a “Destination out of range” message is written into the List file.

The JMP @A + DPTR instruction supports case jumps. The destination address is computed at execution time as the sum of the 16-bit DPTR register and

the Accumulator. Typically, DPTR is set up with the address of a jump table, and the Accumulator is given an index to the table. In a 5-way branch, for example, an integer 0 through 4 is loaded into the Accumulator. The code to be executed might be as follows:

```
MOV DPTR, #JUMP_TABLE
MOV A, INDEX_NUMBER
RL A
JMP @A + DPTR
```

The RL A instruction converts the index number (0 through 4) to an even number on the range 0 through 8, because each entry in the jump table is 2 bytes long:

```
JUMP_TABLE:
AJMP CASE_0
AJMP CASE_1
AJMP CASE_2
AJMP CASE_3
AJMP CASE_4
```

Table 8 shows a single “CALL addr” instruction, but there are two of them—LCALL and ACALL—which differ in the format in which the subroutine address is given to the CPU. CALL is a generic mnemonic which can be used if the programmer does not care which way the address is encoded.

The LCALL instruction uses the 16-bit address format, and the subroutine can be anywhere in the 64K Program Memory space. The ACALL instruction uses the 11-bit format, and the subroutine must be in the same 2K block as the instruction following the ACALL.

In any case the programmer specifies the subroutine address to the assembler in the same way: as a label or as a 16-bit constant. The assembler will put the address into the correct format for the given instructions.

Subroutines should end with a RET instruction, which returns execution to the instruction following the CALL.

RETI is used to return from an interrupt service routine. The only difference between RET and RETI is that RETI tells the interrupt control system that the interrupt in progress is done. If there is no interrupt in progress at the time RETI is executed, then the RETI is functionally identical to RET.

Table 9 shows the list of conditional jumps available to the MCS-51 user. All of these jumps specify the destination address by the relative offset method, and so are limited to a jump distance of -128 to +127 bytes from the instruction following the conditional jump instruction. Important to note, however, the user specifies to the assembler the actual destination address the same way as the other jumps: as a label or a 16-bit constant.

Table 9. Conditional Jumps in MCS®-51 Devices

Mnemonic	Operation	Addressing Modes				Execution Time (μs)
		Dir	Ind	Reg	Imm	
JZ rel	Jump if A = 0				Accumulator only	2
JNZ rel	Jump if A ≠ 0				Accumulator only	2
DJNZ <byte>,rel	Decrement and jump if not zero	X		X		2
CJNE A,<byte>,rel	Jump if A ≠ <byte>	X			X	2
CJNE <byte>,#data,rel	Jump if <byte> ≠ #data		X	X		2

There is no Zero bit in the PSW. The JZ and JNZ instructions test the Accumulator data for that condition.

The DJNZ instruction (Decrement and Jump if Not Zero) is for loop control. To execute a loop N times, load a counter byte with N and terminate the loop with a DJNZ to the beginning of the loop, as shown below for N = 10:

```

MOV    COUNTER,#10
LOOP:  (begin loop)
      *
      *
      *
      (end loop)
      DJNZ COUNTER,LOOP
      (continue)

```

The CJNE instruction (Compare and Jump if Not Equal) can also be used for loop control as in Figure 12. Two bytes are specified in the operand field of the instruction. The jump is executed only if the two bytes are not equal. In the example of Figure 12, the two bytes were the data in R1 and the constant 2AH. The initial data in R1 was 2EH. Every time the loop was executed, R1 was decremented, and the looping was to continue until the R1 data reached 2AH.

Another application of this instruction is in "greater than, less than" comparisons. The two bytes in the operand field are taken as unsigned integers. If the first is less than the second, then the Carry bit is set (1). If the first is greater than or equal to the second, then the Carry bit is cleared.

CPU TIMING

All MCS-51 microcontrollers have an on-chip oscillator which can be used if desired as the clock source for the CPU. To use the on-chip oscillator, connect a crystal or ceramic resonator between the XTAL1 and XTAL2 pins of the microcontroller, and capacitors to ground as shown in Figure 13.







Figure 13. Using the On-Chip Oscillator



A. HMOS or CHMOS



B. HMOS Only



C. CHMOS Only

Figure 14. Using an External Clock

Examples of how to drive the clock with an external oscillator are shown in Figure 14. Note that in the HMOS devices (8051, etc.) the signal at the XTAL2 pin actually drives the internal clock generator. In the CHMOS devices (80C51BH, etc.) the signal at the XTAL1 pin drives the internal clock generator. If only one pin is going to be driven with the external oscillator signal, make sure it is the right pin.

The internal clock generator defines the sequence of states that make up the MCS-51 machine cycle.

Machine Cycles

A machine cycle consists of a sequence of 6 states, numbered S1 through S6. Each state time lasts for two oscillator periods. Thus a machine cycle takes 12 oscillator periods or 1 μ s if the oscillator frequency is 12 MHz.

Each state is divided into a Phase 1 half and a Phase 2 half. Figure 15 shows the fetch/execute sequences in




Figure 15. State Sequences in MCS®-51 Devices

states and phases for various kinds of instructions. Normally two program fetches are generated during each machine cycle, even if the instruction being executed doesn't require it. If the instruction being executed doesn't need more code bytes, the CPU simply ignores the extra fetch, and the Program Counter is not incremented.

Execution of a one-cycle instruction (Figure 15A and B) begins during State 1 of the machine cycle, when the opcode is latched into the Instruction Register. A second fetch occurs during S4 of the same machine cycle. Execution is complete at the end of State 6 of this machine cycle.

The MOVX instructions take two machine cycles to execute. No program fetch is generated during the second cycle of a MOVX instruction. This is the only time program fetches are skipped. The fetch/execute sequence for MOVX instructions is shown in Figure 15(D).

The fetch/execute sequences are the same whether the Program Memory is internal or external to the chip. Execution times do not depend on whether the Program Memory is internal or external.

Figure 16 shows the signals and timing involved in program fetches when the Program Memory is external. If Program Memory is external, then the Program Memory read strobe $\overline{\text{PSEN}}$ is normally activated twice per machine cycle, as shown in Figure 16(A).

If an access to external Data Memory occurs, as shown in Figure 16(B), two $\overline{\text{PSEN}}$ s are skipped, because the address and data bus are being used for the Data Memory access.

Note that a Data Memory bus cycle takes twice as much time as a Program Memory bus cycle. Figure 16 shows the relative timing of the addresses being emitted at Ports 0 and 2, and of ALE and $\overline{\text{PSEN}}$. ALE is used to latch the low address byte from P0 into the address latch.

2




Figure 16. Bus Cycles in MCS®-51 Devices Executing from External Program Memory

When the CPU is executing from internal Program Memory, $\overline{\text{PSEN}}$ is not activated, and program addresses are not emitted. However, ALE continues to be activated twice per machine cycle and so is available as a clock output signal. Note, however, that one ALE is skipped during the execution of the MOVX instruction.

Interrupt Structure

The 8051 core provides 5 interrupt sources: 2 external interrupts, 2 timer interrupts, and the serial port interrupt. What follows is an overview of the interrupt structure for the 8051. Other MCS-51 devices have additional interrupt sources and vectors as shown in Table 1. Refer to the appropriate chapters on other devices for further information on their interrupts.

INTERRUPT ENABLES

Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the SFR

(MSB)				(LSB)			
EA	—	—	ES	ET1	EX1	ET0	EX0

Enable bit = 1 enables the interrupt.
 Enable bit = 0 disables it.

Symbol	Position	Function
EA	IE.7	disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
—	IE.6	reserved*
—	IE.5	reserved*
ES	IE.4	Serial Port Interrupt enable bit.
ET1	IE.3	Timer 1 Overflow Interrupt enable bit.
EX1	IE.2	External Interrupt 1 enable bit.
ET0	IE.1	Timer 0 Overflow Interrupt enable bit.
EX0	IE.0	External Interrupt 0 enable bit.

*These reserved bits are used in other MCS-51 devices.

Figure 17. IE (Interrupt Enable) Register in the 8051

named IE (Interrupt Enable). This register also contains a global disable bit, which can be cleared to disable all interrupts at once. Figure 17 shows the IE register for the 8051.

INTERRUPT PRIORITIES

Each interrupt source can also be individually programmed to one of two priority levels by setting or clearing a bit in the SFR named IP (Interrupt Priority). Figure 18 shows the IP register in the 8051.

A low-priority interrupt can be interrupted by a high-priority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence.

Figure 19 shows, for the 8051, how the IE and IP registers and the polling sequence work to determine which if any interrupt will be serviced.

(MSB)				(LSB)			
—	—	—	PS	PT1	PX1	PT0	PX0

Priority bit = 1 assigns high priority.
Priority bit = 0 assigns low priority.

Symbol	Position	Function
—	IP.7	reserved*
—	IP.6	reserved*
—	IP.5	reserved*
PS	IP.4	Serial Port interrupt priority bit.
PT1	IP.3	Timer 1 interrupt priority bit.
PX1	IP.2	External Interrupt 1 priority bit.
PT0	IP.1	Timer 0 interrupt priority bit.
PX0	IP.0	External Interrupt 0 priority bit.

*These reserved bits are used in other MCS-51 devices.

Figure 18. IP (Interrupt Priority) Register in the 8051




Figure 19. 8051 Interrupt Control System

In operation, all the interrupt flags are latched into the interrupt control system during State 5 of every machine cycle. The samples are polled during the following machine cycle. If the flag for an enabled interrupt is found to be set (1), the interrupt system generates an LCALL to the appropriate location in Program Memory, unless some other condition blocks the interrupt. Several conditions can block an interrupt, among them that an interrupt of equal or higher priority level is already in progress.

The hardware-generated LCALL causes the contents of the Program Counter to be pushed onto the stack, and reloads the PC with the beginning address of the service routine. As previously noted (Figure 3), the service routine for each interrupt begins at a fixed location.

Only the Program Counter is automatically pushed onto the stack, not the PSW or any other register. Having only the PC be automatically saved allows the programmer to decide how much time to spend saving which other registers. This enhances the interrupt response time, albeit at the expense of increasing the programmer's burden of responsibility. As a result, many interrupt functions that are typical in control applications—toggling a port pin, for example, or reloading a timer, or unloading a serial buffer—can often be com-

pleted in less time than it takes other architectures to commence them.

SIMULATING A THIRD PRIORITY LEVEL IN SOFTWARE

Some applications require more than the two priority levels that are provided by on-chip hardware in MCS-51 devices. In these cases, relatively simple software can be written to produce the same effect as a third priority level.

First, interrupts that are to have higher priority than 1 are assigned to priority 1 in the IP (Interrupt Priority) register. The service routines for priority 1 interrupts that are supposed to be interruptible by "priority 2" interrupts are written to include the following code:

```

PUSH    IE
MOV     IE, #MASK
CALL    LABEL
*****
(execute service routine)
*****
POP     IE
RET
LABEL:  RETI

```

As soon as any priority 1 interrupt is acknowledged, the IE (Interrupt Enable) register is re-defined so as to disable all but "priority 2" interrupts. Then, a CALL to LABEL executes the RETI instruction, which clears the priority 1 interrupt-in-progress flip-flop. At this point any priority 1 interrupt that is enabled can be serviced, but only "priority 2" interrupts are enabled.

POPping IE restores the original enable byte. Then a normal RET (rather than another RETI) is used to terminate the service routine. The additional software adds 10 μ s (at 12 MHz) to priority 1 interrupts.

ADDITIONAL REFERENCES

The following application notes are found in the *Embedded Control Applications* handbook. (Order Number: 270648)

1. AP-69 "An Introduction to the Intel MCS®-51 Single-Chip Microcomputer Family"
2. AP-70 "Using the Intel MCS®-51 Boolean Processing Capabilities"




Figure 19. 8051 Interrupt Control System

placed in less time than it takes other architectures to

SIMULATING A THIRD PRIORITY LEVEL IN SOFTWARE

Some applications require more than the two priority levels that are provided by on-chip hardware in MCS-51 devices. In these cases, relatively simple software can be written to produce the same effect as a third priority level.

First, interrupts that are to have highest priority than 1 are assigned to priority 1 in the IP (Interrupt Priority) register. The service routines for priority 1 interrupts that are supposed to be interruptible by "priority 2" interrupts are written to include the following code:

```

        PUSH    IE
        MOV     IE, #MASK
        CALL    LABEL
        ;
        ;
        POP     IE
        RETI
    
```

(execute service routine)

In operation, all the interrupt flags are latched into the interrupt control system during State 2 of every machine cycle. The samples are polled during the following machine cycle. If the flag for an enabled interrupt is found to be set (1), the interrupt system generates an LCALL to the appropriate location in Program Memory. Unless some other condition blocks the interrupt, several conditions can block an interrupt, among them that an interrupt of equal or higher priority level is already in progress.

The hardware-generated LCALL causes the contents of the Program Counter to be pushed onto the stack and reloads the PC with the beginning address of the service routine. As previously noted (Figure 3), the service routine for each interrupt begins at a fixed location.

Only the Program Counter is automatically pushed onto the stack, not the PSW or any other register. Having only the PC be automatically saved allows the programmer to decide how much time to spend saving which other registers. This enhances the interrupt response time, albeit at the expense of increasing the programmer's burden of responsibility. As a result, many interrupt functions that are typical in control applications—performing a port bit, for example, or reloading a timer or unloading a serial buffer—can often be com-



MCS[®] 51

8-BIT CONTROL-ORIENTED MICROCONTROLLERS

Commercial/Express

8031AH/8051AH/8051AHP
8032AH/8052AH
8751H/8751H-8
8751BH/8752BH

- High Performance HMOS Process
- Internal Timers/Event Counters
- 2-Level Interrupt Priority Structure
- 32 I/O Lines (Four 8-Bit Ports)
- 64K External Program Memory Space
- Security Feature Protects EPROM Parts Against Software Piracy
- Boolean Processor
- Bit-Addressable RAM
- Programmable Full Duplex Serial Channel
- 111 Instructions (64 Single-Cycle)
- 64K External Data Memory Space
- Extended Temperature Range (–40°C to +85°C)

2

The MCS[®] 51 controllers are optimized for control applications. Byte-processing and numerical operations on small data structures are facilitated by a variety of fast addressing modes for accessing the internal RAM. The instruction set provides a convenient menu of 8-bit arithmetic instructions, including multiply and divide instructions. Extensive on-chip support is provided for one-bit variables as a separate data type, allowing direct bit manipulation and testing in control and logic systems that require Boolean processing.

The 8751H is an EPROM version of the 8051AH. It has 4 Kbytes of electrically programmable ROM which can be erased with ultraviolet light. It is fully compatible with the 8051AH but incorporates one additional feature: a Program Memory Security bit that can be used to protect the EPROM against unauthorized readout. The 8751H-8 is identical to the 8751H but only operates up to 8 MHz.

The 8051AHP is identical to the 8051AH with the exception of the Protection Feature. To incorporate this Protection Feature, program verification has been disabled and external memory accesses have been limited to 4K.

The 8052AH is an enhanced version of the 8051AH. It is backwards compatible with the 8051AH and is fabricated with HMOS II technology. The 8052AH enhancements are listed in the table below. Also refer to this table for the ROM, ROMless and EPROM versions of each product.

Device	Internal Memory		Timers/ Event Counters	Interrupts
	Program	Data		
8031AH	none	128 x 8 RAM	2 x 16-Bit	5
8051AH	4K x 8 ROM	128 x 8 RAM	2 x 16-Bit	5
8051AHP	4K x 8 ROM	128 x 8 RAM	2 x 16-Bit	5
8751H	4K x 8 EPROM	128 x 8 RAM	2 x 16-Bit	5
8751H-8	4K x 8 EPROM	128 x 8 RAM	2 x 16-Bit	5
8751BH	4K x 8 EPROM	128 x 8 RAM	2 x 16-Bit	5
8032AH	none	256 x 8 RAM	3 x 16-Bit	6
8052AH	8K x 8 ROM	256 x 8 RAM	3 x 16-Bit	6
8752BH	8K x 8 EPROM	256 x 8 RAM	3 x 16-Bit	6




Figure 1. MCS® 51 Controller Block Diagram

PROCESS INFORMATION

The 8031AH/8051AH and 8032AH/8052AH devices are manufactured on P414.1, an HMOS II process. The 8751H/8751H-8 devices are manufactured on P421.X, an HMOS-E process. The 8751BH and 8752BH devices are manufactured on P422. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order No. 210997.

PACKAGES

Part	Prefix	Package Type	θ_{ja}	θ_{jc}
8051AH	P	40-Pin Plastic DIP	45°C/W	16°C/W
8031AH	D	40-Pin Cerdip	45°C/W	15°C/W
8052AH	N	44-Pin PLCC	46°C/W	16°C/W
8032AH				
8752BH*				
8751H	D	40-Pin Cerdip	45°C/W	15°C/W
8751H-8				
8051AHP	P	40-Pin Plastic DIP	45°C/W	16°C/W
	D	40-Pin Cerdip	45°C/W	15°C/W
8751BH	P	40-Pin Plastic DIP	36°C/W	12°C/W
	N	44-Pin PLCC	47°C/W	16°C/W

NOTE:

*8752BH is 36°/10° for D, and 38°/22° for N.

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operating conditions and application. See the Intel *Packaging Handbook* (Order Number 240800) for a description of Intel's thermal impedance test methodology.




Figure 2. MCS® 51 Controller Connections

PIN DESCRIPTIONS

V_{CC}: Supply voltage.

V_{SS}: Circuit ground.

Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an output port each pin can sink 8 LS TTL inputs.

Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pullups when emitting 1's and can source and sink 8 LS TTL inputs.

Port 0 also receives the code bytes during programming of the EPROM parts, and outputs the code bytes during program verification of the ROM and EPROM parts. External pullups are required during program verification.

Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can sink/source 4 LS TTL inputs. Port 1 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current (I_{IL} on the data sheet) because of the internal pullups.

Port 1 also receives the low-order address bytes during programming of the EPROM parts and during program verification of the ROM and EPROM parts.

In the 8032AH, 8052AH and 8752BH, Port 1 pins P1.0 and P1.1 also serve the T2 and T2EX functions, respectively.

Port Pin	Alternative Function
P1.0	T2 (Timer/Counter 2 External Input)
P1.1	T2EX (Timer/Counter 2 Capture/Reload Trigger)

Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can sink/source 4 LS TTL inputs. Port 2 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current (I_{IL} on the data sheet) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pullups when emitting 1's. During accesses to external Data Memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits during programming of the EPROM parts and during program verification of the ROM and EPROM parts.

The protection feature of the 8051AHP causes bits P2.4 through P2.7 to be forced to 0, effectively limiting external Data and Code space to 4K each during external accesses.

Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can sink/source 4 LS TTL inputs. Port 3 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current (I_{IL} on the data sheet) because of the pullups.

Port 3 also serves the functions of various special features of the MCS 51 Family, as listed below:

Port Pin	Alternative Function
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	$\overline{INT0}$ (external interrupt 0)
P3.3	$\overline{INT1}$ (external interrupt 1)
P3.4	T0 (Timer 0 external input)
P3.5	T1 (Timer 1 external input)
P3.6	\overline{WR} (external data memory write strobe)
P3.7	\overline{RD} (external data memory read strobe)

RST: Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device.

ALE/PROG: Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during programming of the EPROM parts.

In normal operation ALE is emitted at a constant rate of $\frac{1}{6}$ the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory.

PSEN: Program Store Enable is the read strobe to external Program Memory.

When the device is executing code from external Program Memory, **PSEN** is activated twice each machine cycle, except that two **PSEN** activations are skipped during each access to external Data Memory.

EA/V_{pp}: External Access enable **EA** must be strapped to V_{SS} in order to enable any MCS 51 device to fetch code from external Program memory locations starting at 0000H up to FFFFH. **EA** must be strapped to V_{CC} for internal program execution.

Note, however, that if the Security Bit in the EPROM devices is programmed, the device will not fetch code from any location in external Program Memory.

This pin also receives the programming supply voltage (V_{PP}) during programming of the EPROM parts.




Figure 3. Oscillator Connections

XTAL1: Input to the inverting oscillator amplifier.

XTAL2: Output from the inverting oscillator amplifier.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 3. Either a quartz crystal or ceramic resonator may be used. More detailed information concerning the use of the on-chip oscillator is available in Application Note AP-155, "Oscillators for Microcontrollers," Order No. 230659.

To drive the device from an external clock source, XTAL1 should be grounded, while XTAL2 is driven, as shown in Figure 4. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the data sheet must be observed.




Figure 4. External Drive Configuration

EXPRESS Version

The Intel EXPRESS system offers enhancements to the operational specifications of the MCS 51 family of microcontrollers. These EXPRESS products are designed to meet the needs of those applications whose operating requirements exceed commercial standards.

The EXPRESS program includes the commercial standard temperature range with burn-in, and an extended temperature range with or without burn-in.

With the commercial standard temperature range, operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the extended temperature range option, operational characteristics are guaranteed over a range of -40°C to +85°C.

The optional burn-in is dynamic, for a minimum time of 160 hours at 125°C with $V_{CC} = 5.5V \pm 0.25V$, following guidelines in MIL-STD-883, Method 1015.

Package types and EXPRESS versions are identified by a one- or two-letter prefix to the part number. The prefixes are listed in Table 1.

For the extended temperature range option, this data sheet specifies the parameters which deviate from their commercial temperature range limits.

Table 1. EXPRESS Prefix Identification

Prefix	Package Type	Temperature Range	Burn-In
P	Plastic	Commercial	No
D	Cerdip	Commercial	No
N	PLCC	Commercial	No
TD	Cerdip	Extended	No
TP	Plastic	Extended	No
TN	PLCC	Extended	No
QP	Plastic	Commercial	Yes
QD	Cerdip	Commercial	Yes
LD	Cerdip	Extended	Yes
LP	Plastic	Extended	Yes

NOTE:

Contact distributor or local sales office to match EXPRESS prefix with proper device.

DESIGN CONSIDERATIONS

- If an 8751BH or 8752BH is replacing an 8751H in a future design, the user should carefully compare both data sheets for DC or AC Characteristic differences. Note that the V_{IH} and I_{IH} specifications for the \overline{EA} pin differ significantly between the devices.
- Exposure to light when the EPROM device is in operation may cause logic errors. For this reason, it is suggested that an opaque label be placed over the window when the die is exposed to ambient light.

- The 8051AHP cannot access external Program or Data memory above 4K. This means that the following instructions that use the Data Pointer only read/write data at address locations below 0FFFFH:

```
MOVX A, @DPTR
MOVX @DPTR, A
```

When the Data Pointer contains an address above the 4K limit, those locations will not be accessed.

To access Data Memory above 4K, the `MOVX @Ri, A` or `MOVX A, @Ri` instructions must be used.

ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias . . . -40°C to +85°C
 Storage Temperature -65°C to +150°C
 Voltage on $\overline{\text{EA}}$ /V_{PP} Pin to V_{SS}
 8751H -0.5V to +21.5V
 8751BH/8752BH -0.5V to +13.0V
 Voltage on Any Other Pin to V_{SS} . . . -0.5V to +7V
 Power Dissipation 1.5W

NOTICE: This is a production data sheet. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Under Bias Commercial Express	0	+70	°C
		-40	+85	°C
V _{CC}	Supply Voltage	4.5	5.5	V
F _{OSC}	Oscillator Frequency	3.5	12	MHz

DC CHARACTERISTICS (Over Operating Conditions)

All parameter values apply to all devices unless otherwise indicated

Symbol	Parameter	Min	Max	Units	Test Conditions
V _{IL}	Input Low Voltage (Except $\overline{\text{EA}}$ Pin of 8751H and 8751H-8)	-0.5	0.8	V	
V _{IL1}	Input Low Voltage to $\overline{\text{EA}}$ Pin of 8751H and 8751H-8	0	0.7	V	
V _{IH}	Input High Voltage (Except XTAL2, RST)	2.0	V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage to XTAL2, RST	2.5	V _{CC} + 0.5	V	XTAL1 = V _{SS}
V _{IH2}	Input High Voltage to $\overline{\text{EA}}$ pin of 8751BH and 8752BH	4.5	5.5V		
V _{OL}	Output Low Voltage (Ports 1, 2, 3)*		0.45	V	I _{OL} = 1.6 mA
V _{OL1}	Output Low Voltage (Port 0, ALE, $\overline{\text{PSEN}}$)* 8751H, 8751H-8 All Others		0.60	V	I _{OL} = 3.2 mA
			0.45	V	I _{OL} = 2.4 mA
			0.45	V	I _{OL} = 3.2 mA
V _{OH}	Output High Voltage (Ports 1, 2, 3, ALE, $\overline{\text{PSEN}}$)	2.4		V	I _{OH} = -80 μ A
V _{OH1}	Output High Voltage (Port 0 in External Bus Mode)	2.4		V	I _{OH} = -400 μ A
I _{IL}	Logical 0 Input Current (Ports 1, 2, 3, and RST)		-500	μ A	V _{IN} = 0.45V
I _{IL1}	Logical 0 Input Current ($\overline{\text{EA}}$) 8751H and 8751H-8 8751BH 8752BH	-10	-15	mA	V _{IN} = 0.45V
			-10	mA	V _{IN} = V _{SS}
				mA	V _{IN} = V _{SS}
			0.5	mA	V _{IN} = V _{SS}

All parameter values apply to all devices unless otherwise indicated (Continued)

Symbol	Parameter	Min	Max	Units	Test Conditions
I_{IL2}	Logical 0 Input Current (XTAL2)		-3.2	mA	$V_{IN} = 0.45V$
I_{LI}	Input Leakage Current (Port 0) 8751H and 8751H-8 All Others		± 100 ± 10	μA μA	$0.45 \leq V_{IN} \leq V_{CC}$ $0.45 \leq V_{IN} \leq V_{CC}$
I_{IH}	Logical 1 Input Current (\overline{EA}) 8751H and 8751H-8 8751BH/8752BH		500 1	μA mA	$V_{IN} = 2.4V$ $4.5V < V_{IN} < 5.5V$
I_{IH1}	Input Current to RST to Activate Reset		500	μA	$V_{IN} < (V_{CC} - 1.5V)$
I_{CC}	Power Supply Current: 8031AH/8051AH/8051AHP 8032AH/8052AH/8751BH/8752BH 8751H/8751H-8		125 175 250	mA mA mA	All Outputs Disconnected; $\overline{EA} = V_{CC}$
C_{IO}	Pin Capacitance		10	pF	Test freq = 1 MHz

NOTES:

1. Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OLs} of ALE/PROG and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE/PROG pin may exceed 0.8V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.

2. ALE/PROG refers to a pin on the 8751BH. ALE refers to a timing signal that is output on the ALE/PROG pin.

3. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin:	10 mA
Maximum I_{OL} per 8-bit port -	
Port 0:	26 mA
Ports 1, 2, and 3:	15 mA
Maximum total I_{OL} for all output pins:	71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

V_{IH}	Input High Voltage to EA pin of 8751BH and 8752BH	2.4	5.5	V	$V_{IN} = 0.45V$
V_{OL}	Output Low Voltage (Port 0, ALE, PROG)	0.45	0.8	V	$I_{OL} = 1.8 mA$
V_{OL}	Output Low Voltage (Port 0, ALE, PROG)	0.45	0.8	V	$I_{OL} = 3.5 mA$
V_{OL}	Output Low Voltage (Port 0, ALE, PROG)	0.45	0.8	V	$I_{OL} = 3.5 mA$
V_{OH}	Output High Voltage (Port 0, ALE, PROG)	2.4	5.5	V	$I_{OH} = -80 \mu A$
V_{OH}	Output High Voltage (Port 0, ALE, PROG)	2.4	5.5	V	$I_{OH} = -400 \mu A$
I_L	Logical 0 Input Current (Ports 1, 2, and RST)	-500	-10	μA	$V_{IN} = 0.45V$
I_L	Logical 0 Input Current (\overline{EA})	-10	-10	mA	$V_{IN} = 0.45V$ $V_{IN} = V_{SS}$ $V_{IN} = V_{SS}$

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

A: Address
C: Clock
D: Input Data
H: Logic level HIGH
I: Instruction (program memory contents)

L: Logic level LOW, or ALE
P: $\overline{\text{PSEN}}$
Q: Output data
R: $\overline{\text{RD}}$ signal
T: Time
V: Valid
W: $\overline{\text{WR}}$ signal
X: No longer a valid logic level
Z: Float

For example,

TAVLL = Time from Address Valid to ALE Low.
TLLPL = Time from ALE Low to $\overline{\text{PSEN}}$ Low.

AC CHARACTERISTICS (Under Operating Conditions; Load Capacitance for Port 0, ALE/ $\overline{\text{PROG}}$, and $\overline{\text{PSEN}}$ = 100 pF; Load Capacitance for All Other Outputs = 80 pF)

2

EXTERNAL PROGRAM MEMORY CHARACTERISTICS

Symbol	Parameter	12 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	
1/TCLCL	Oscillator Frequency			3.5	12.0	MHz
TLHLL	ALE Pulse Width	127		2TCLCL - 40		ns
TAVLL	Address Valid to ALE Low	43		TCLCL - 40		ns
TLLAX	Address Hold after ALE Low	48		TCLCL - 35		ns
TLLIV	ALE Low to Valid Instr In 8751H All Others		183		4TCLCL - 150	ns
			233		4TCLCL - 100	ns
TLLPL	ALE Low to $\overline{\text{PSEN}}$ Low	58		TCLCL - 25		ns
TPLPH	$\overline{\text{PSEN}}$ Pulse Width 8751H All Others	190		3TCLCL - 60		ns
		215		3TCLCL - 35		ns
TPLIV	$\overline{\text{PSEN}}$ Low to Valid Instr In 8751H All Others		100		3TCLCL - 150	ns
			125		3TCLCL - 125	ns
TPXIX	Input Instr Hold after $\overline{\text{PSEN}}$	0		0		ns
TPXIZ	Input Instr Float after $\overline{\text{PSEN}}$		63		TCLCL - 20	ns
TPXAV	$\overline{\text{PSEN}}$ to Address Valid	75		TCLCL - 8		ns
TAVIV	Address to Valid Instr In 8751H All Others		267		5TCLCL - 150	ns
			302		5TCLCL - 115	ns
TPLAZ	$\overline{\text{PSEN}}$ Low to Address Float		20		20	ns
TRLRH	$\overline{\text{RD}}$ Pulse Width	400		6TCLCL - 100		ns
TWLWH	$\overline{\text{WR}}$ Pulse Width	400		6TCLCL - 100		ns
TRLDV	$\overline{\text{RD}}$ Low to Valid Data In		252		5TCLCL - 165	ns
TRHDZ	Data Hold after $\overline{\text{RD}}$	0		0		ns
TRHDZ	Data Float after $\overline{\text{RD}}$		97		2TCLCL - 70	ns
TLLDV	ALE Low to Valid Data In		517		8TCLCL - 150	ns
TAVDV	Address to Valid Data In		585		9TCLCL - 165	ns

EXTERNAL PROGRAM MEMORY CHARACTERISTICS (Continued)


Symbol	Parameter	12 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	
TLLWL	ALE Low to \overline{RD} or \overline{WR} Low	200	300	3TCLCL - 50	3TCLCL + 50	ns
TAVWL	Address to \overline{RD} or \overline{WR} Low	203		4TCLCL - 130		ns
TQVWX	Data Valid to \overline{WR} Transition					
	8751H	13		TCLCL - 70		ns
	All Others	23		TCLCL - 60		ns
TQVWH	Data Valid to \overline{WR} High	433		7TCLCL - 150		ns
TWHQX	Data Hold after \overline{WR}	33		TCLCL - 50		ns
TRLAZ	\overline{RD} Low to Address Float		20		20	ns
TWHLH	\overline{RD} or \overline{WR} High to ALE High					
	8751H	33	133	TCLCL - 50	TCLCL + 50	ns
	All Others	43	123	TCLCL - 40	TCLCL + 40	ns

NOTE:

*The 8751H-8 is identical to the 8751H but only operates up to 8 MHz. When calculating the AC Characteristics for the 8751H-8, use the 8751H formula for variable oscillators.


Symbol	Parameter	12 MHz Oscillator	Variable Oscillator	Units
		Min	Max	
TAVD	Address to Valid Data In	688		ns
TALD	ALE Low to Valid Data In	877		ns
TRHD	Data Float after \overline{RD}	97		ns
TRHX	Data Hold after \overline{RD}	0		ns
TRLD	\overline{RD} Low to Valid Data In	525		ns
TWLH	\overline{WR} Pulse Width	400		ns
TRFH	\overline{RD} Pulse Width	400		ns
TPAZ	\overline{PSEN} Low to Address Float	50		ns
		50		ns
		302		ns
		387		ns
TAVV	Address to Valid Data In			ns
TPXV	\overline{PSEN} to Address Valid	75		ns
TPWZ	Input Float after \overline{PSEN}	83		ns
TPXZ	Input Float after \overline{PSEN}	0		ns
		155		ns
		100		ns
TPLV	\overline{PSEN} Low to Valid Data In			ns
		370		ns
		370		ns
TPPH	\overline{PSEN} Pulse Width	190		ns
		215		ns
		370		ns
		370		ns
TLPL	ALE Low to \overline{PSEN} Low	58		ns
		58		ns
		323		ns
		183		ns
		370		ns
		370		ns
TLVL	ALE Low to Valid Data In			ns
		48		ns
TLAX	Address Hold after ALE Low	48		ns
TAVL	Address Valid to ALE Low	43		ns
TLWL	ALE Pulse Width	127		ns
VTCL	Oscillator Frequency			MHz
				12.0

EXTERNAL PROGRAM MEMORY READ CYCLE




2

EXTERNAL DATA MEMORY READ CYCLE




EXTERNAL DATA MEMORY WRITE CYCLE



Test Conditions: Over Operating Conditions; Load Capacitance = 80 pF

Symbol	Parameter	12 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	
TXLXL	Serial Port Clock Cycle Time	1.0		12TCLCL		μ s
TQVXH	Output Data Setup to Clock Rising Edge	700		10TCLCL - 133		ns
TXHQX	Output Data Hold after Clock Rising Edge	50		2TCLCL - 117		ns
TXHDX	Input Data Hold after Clock Rising Edge	0		0		ns
TXHDV	Clock Rising Edge to Input Data Valid		700		10TCLCL - 133	ns


SHIFT REGISTER MODE TIMING WAVEFORMS



EXTERNAL CLOCK DRIVE


Symbol	Parameter	Min	Max	Units
1/TCLCL	Oscillator Frequency (except 8751H-8)	3.5	12	MHz
	8751H-8	3.5	8	MHz
TCHCX	High Time	20		ns
TCLCX	Low Time	20		ns
TCLCH	Rise Time		20	ns
TCHCL	Fall Time		20	ns

EXTERNAL CLOCK DRIVE WAVEFORM





2

AC TESTING INPUT, OUTPUT WAVEFORM



272318-10
AC Testing: Inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0". Timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0".



EPROM CHARACTERISTICS

Table 3. EPROM Programming Modes

Mode	RST	PSEN	ALE	\overline{EA}	P2.7	P2.6	P2.5	P2.4
Program	1	0	0*	VPP	1	0	X	X
Verify	1	0	1	1	0	0	X	X
Security Set	1	0	0*	VPP	1	1	X	X

NOTE:

"1" = logic high for that pin

"0" = logic low for that pin

"X" = "don't care"

"VPP" = +21V \pm 0.5V

*ALE is pulsed low for 50 ms.

PROGRAMMING THE 8751H

To be programmed, the part must be running with a 4 to 6 MHz oscillator. (The reason the oscillator needs to be running is that the internal bus is being used to transfer address and program data to appropriate internal registers.) The address of an EPROM location to be programmed is applied to Port 1 and pins P2.0–P2.3 of Port 2, while the code byte to be programmed into that location is applied to Port 0. The other Port 2 pins, and RST, \overline{PSEN} , and \overline{EA}/V_{PP} should be held at the "Program" levels indicated in Table 3. ALE/ \overline{PROG} is pulsed low for 50 ms to program the code byte into the addressed EPROM location. The setup is shown in Figure 5.

Normally \overline{EA}/V_{PP} is held at a logic high until just before ALE/ \overline{PROG} is to be pulsed. Then \overline{EA}/V_{PP} is raised to +21V, ALE/ \overline{PROG} is pulsed, and then \overline{EA}/V_{PP} is returned to a logic high. Waveforms and detailed timing specifications are shown in later sections of this data sheet.




Figure 5. Programming Configuration

Note that the \overline{EA}/V_{PP} pin must not be allowed to go above the maximum specified VPP level of 21.5V for any amount of time. Even a narrow glitch above that voltage level can cause permanent damage to the device. The VPP source should be well regulated and free of glitches.

Program Verification

If the Security Bit has not been programmed, the on-chip Program Memory can be read out for verification purposes, if desired, either during or after the programming operation. The address of the Program Memory location to be read is applied to Port 1 and pins P2.0–P2.3. The other pins should be held at the "Verify" levels indicated in Table 3. The contents of the addressed location will come out on Port 0. External pullups are required on Port 0 for this operation.

The setup, which is shown in Figure 6, is the same as for programming the EPROM except that pin P2.7 is held at a logic low, or may be used as an active-low read strobe.




Figure 6. Program Verification

EPROM Security

The security feature consists of a "locking" bit which when programmed denies electrical access by any external means to the on-chip Program Memory. The bit is programmed as shown in Figure 7. The setup and procedure are the same as for normal EPROM programming, except that P2.6 is held at a logic high. Port 0, Port 1 and pins P2.0–P2.3 may be in any state. The other pins should be held at the "Security" levels indicated in Table 3.

Once the Security Bit has been programmed, it can be cleared only by full erasure of the Program Memory. While it is programmed, the internal Program Memory can not be read out, the device can not be further programmed, and it **can not execute out of external program memory**. Erasing the EPROM, thus clearing the Security Bit, restores the device's full functionality. It can then be reprogrammed.




Figure 7. Programming the Security Bit

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μW/cm² rating for 20 to 30 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1's state.

Erasure Characteristics


Erasure of the EPROM begins to occur when the device is exposed to light with wavelengths shorter than approximately 4,000 Angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

T_A = 21°C to 27°C; VCC = 5V ± 10%; VSS = 0V

Symbol	Parameter	Min	Max	Units
VPP	Programming Supply Voltage	20.5	21.5	V
IPP	Programming Supply Current		30	mA
1/TCLCL	Oscillator Frequency	4	6	MHz
TAVGL	Address Setup to PROG Low	48TCLCL		
TGHAX	Address Hold after PROG	48TCLCL		
TDVGL	Data Setup to PROG Low	48TCLCL		
TGHDX	Data Hold after PROG	48TCLCL		
TEHSH	P2.7 (ENABLE) High to VPP	48TCLCL		
TSHGL	VPP Setup to PROG Low	10		μs
TGHSL	VPP Hold after PROG	10		μs
TGLGH	PROG Width	45	55	ms
TAVQV	Address to Data Valid		48TCLCL	
TELQV	ENABLE Low to Data Valid		48TCLCL	
TEHQZ	Data Float after ENABLE	0	48TCLCL	

EPROM PROGRAMMING AND VERIFICATION WAVEFORMS



Symbol	Parameter	Min	Max	Units
V _{PP}	Programming Supply Voltage	20.5	21.5	V
I _{PP}	Programming Supply Current		30	mA
f _{TCL}	Oscillator Frequency		8	MHz
TAVGL	Address Setup to PROG Low	48TCL		
TGHAX	Address Hold after PROG	48TCL		
TDVGL	Data Setup to PROG Low	48TCL		
TGHDX	Data Hold after PROG	48TCL		
TEHSH	P2.7 (ENABLE) High to VPP	48TCL		
TSHGL	VPP Setup to PROG Low	10		ns
TGHSL	VPP Hold after PROG	10		ns
TGLGH	PROG Width	48	55	ms
TAVQV	Address to Data Valid	48TCL		
TELQV	ENABLE Low to Data Valid	48TCL		
TEHQZ	Data Hold after ENABLE	0		

Programming the 8751BH/8752BH

To be programmed, the 875XBH must be running with a 4 to 6 MHz oscillator. (The reason the oscillator needs to be running is that the internal bus is being used to transfer address and program data to appropriate internal registers.) The address of an EPROM location to be programmed is applied to Port 1 and pins P2.0 - P2.4 of Port 2, while the code byte to be programmed into that location is applied to Port 0. The other Port 2 and 3 pins, and RST, PSEN, and EA/V_{PP} should be held at the "Program" levels indicated in Table 1. ALE/PROG is pulsed low to program the code byte into the addressed EPROM location. The setup is shown in Figure 8.

Normally EA/V_{PP} is held at a logic high until just before ALE/PROG is to be pulsed. Then EA/V_{PP} is raised to V_{PP}, ALE/PROG is pulsed low, and then EA/V_{PP} is returned to a valid high voltage. The voltage on the EA/V_{PP} pin must be at the valid EA/V_{PP} high level before a verify is attempted. Waveforms and detailed timing specifications are shown in later sections of this data sheet.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage level can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches.




Figure 8. Programming the EPROM

Table 4. EPROM Programming Modes for 875XBH

MODE	RST	PSEN	ALE/ PROG	EA/ V _{PP}	P2.7	P2.6	P3.6	P3.7
Program Code Data	1	0	0*	V _{PP}	1	0	1	1
Verify Code Data	1	0	1	1	0	0	1	1
Program Encryption Table Use Addresses 0-1FH	1	0	0*	V _{PP}	1	0	0	1
Program Lock x=1	1	0	0*	V _{PP}	1	1	1	1
Bits (LBx) x=2	1	0	0*	V _{PP}	1	1	0	0
Read Signature	1	0	1	1	0	0	0	0

NOTES:

"1" = Valid high for that pin

"0" = Valid low for that pin

"V_{PP}" = +12.75V ±0.25V

*ALE/PROG is pulsed low for 100 uS for programming. (Quick-Pulse Programming)

The 875XBH can be programmed using the Quick-Pulse Programming Algorithm for microcontrollers. The features of the new programming method are a lower V_{PP} (12.75 volts as compared to 21 volts) and a shorter programming pulse. For example, it is possible to program the entire 8 Kbytes of 875XBH EPROM memory in less than 25 seconds with this algorithm!

If the Lock Bits have not been programmed, the on-chip Program Memory can be read out for verification purposes, if desired, either during or after the programming operation. The address of the Program Memory location to be read is applied to Port 1 and pins P2.0 - P2.4. The other pins should be held at the "Verify" levels indicated in Table 1. The contents of the addressed location will come out on Port 0. External pullups are required on Port 0 for this operation. (If the Encryption Array in the EPROM has been programmed, the data present at Port 0 will be Code Data XNOR Encryption Data. The user must know the Encryption Array contents to manually "unencrypt" the data during verify.)

The setup, which is shown in Figure 10, is the same as for programming the EPROM except that pin P2.7 is held at a logic low, or may be used as an active low read strobe.



PROGRAM MEMORY LOCK

The two-level Program Lock system consists of 2 Lock bits and a 32-byte Encryption Array which are used to protect the program memory against software piracy.

ENCRYPTION ARRAY

Within the EPROM array are 32 bytes of Encryption Array that are initially unprogrammed (all 1s). Every time that a byte is addressed during a verify, 5 address lines are used to select a byte of the Encryption Array. This byte is then exclusive-NORed (XNOR) with the code byte, creating an Encrypted Verify byte. The algorithm, with the array in the unprogrammed state (all 1s), will return the code in its original, unmodified form.

It is recommended that whenever the Encryption Array is used, at least one of the Lock Bits be programmed as well.

LOCK BITS

Also included in the EPROM Program Lock scheme are two Lock Bits which function as shown in Table 5.

Erasing the EPROM also erases the Encryption Array and the Lock Bits, returning the part to full unlocked functionality.

To ensure proper functionality of the chip, the internally latched value of the \overline{EA} pin must agree with its external state.

Table 5. Lock Bits and their Features


Lock Bits		Logic Enabled
LB1	LB2	
U	U	Minimum Program Lock features enabled. (Code Verify will still be encrypted by the Encryption Array)
P	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, \overline{EA} is sampled and latched on reset, and further programming of the EPROM is disabled
P	P	Same as above, but Verify is also disabled
U	P	Reserved for Future Definition

P = Programmed
U = Unprogrammed

READING THE SIGNATURE BYTES

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values returned are:

(030H) = 89H indicates manufactured by Intel
(031H) = 51H indicates 8751BH
52H indicates 8752BH



ERASURE CHARACTERISTICS

Erasure of the EPROM begins to occur when the 8752BH is exposed to light with wavelengths shorter than approximately 4,000 Angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to

this type of exposure, it is suggested that an opaque label be placed over the window.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-sec/cm. Exposing the EPROM to an ultraviolet lamp of 12,000 $\mu\text{W}/\text{cm}$ rating for 30 minutes, at a distance of about 1 inch, should be sufficient.


Erasure leaves the array in an all 1s state.

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

($T_A = 21^\circ\text{C}$ to 27°C , $V_{CC} = 5.0\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

Symbol	Parameter	Min	Max	Units
V_{PP}	Programming Supply Voltage	12.5	13.0	V
I_{PP}	Programming Supply Current		50	mA
1/TCLCL	Oscillator Frequency	4	6	MHz
TAVGL	Address Setup to PROG Low	48TCLCL		
TGHAX	Address Hold After PROG	48TCLCL		
TDVGL	Data Setup to PROG Low	48TCLCL		
TGHDX	Data Hold After PROG	48TCLCL		
TEHSH	P2.7 (ENABLE) High to V_{PP}	48TCLCL		
TSHGL	V_{PP} Setup to PROG Low	10		μs
TGHSL	V_{PP} Hold After PROG	10		μs
TGLGH	PROG Width	90	110	μs
TAVQV	Address to Data Valid		48TCLCL	
TELQV	ENABLE Low to Data Valid		48TCLCL	
TEHQZ	Data Float After ENABLE	0	48TCLCL	
TGHGL	PROG High to PROG Low	10		μs

EPROM PROGRAMMING AND VERIFICATION WAVEFORMS



272318-18

DATA SHEET REVISION HISTORY

This datasheet (272318-001) replaces the following datasheets:

MCS® 51 Controllers (270048-007)

8051AHP (270279-004)

8751BH (270248-005)

8751BH EXPRESS (270708-001)

8752BH (270429-004)

8752BH EXPRESS (270650-002)

2

Device	ROM/EPROM	RAM
80C85	8K	256
80C86	16K	256
80C88	32K	256

These devices can address up to 64 Kbytes of external program/data memory.

The Intel 80C85/80C86/80C88 is a single-chip control-oriented microcontroller which is fabricated on Intel's reliable CMOS 1.5µm technology. Being a member of the MCS 51 family of controllers, the 80C85/80C86/80C88 uses the same powerful instruction set, has the same architecture, and is pin-for-pin compatible with the existing MCS 51 family of products. The 80C85/80C86/80C88 is an enhanced version of the 80C85/80C86/80C88. The added features make it an even more powerful microcontroller for applications that require clock output, and up/down counting capabilities such as motor control. It also has a more versatile serial channel that facilitates multi-processor communications.

Applications that require low voltage operation can use the 80C85-L. The 80C85-L will operate at 3.3V ± 0.3V at a frequency range of 3.3 MHz to 8 MHz.

The 80C85-3 has the same 3.3 MHz to 20 MHz frequency range as the 80C85-20 when operating out of external program/data memory. When running out of internal program/data memory, the 80C85-3 can operate up to 24 MHz.

Throughout this document 80C8X will refer to the 80C85, 80C86, 80C87, 80C88 and 80C89 unless information applies to a specific device.

CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER

Commercial/Express

87C52/80C52/80C32/87C54/80C54/87C58/80C58

*See Table 1 for Proliferation Options

- High Performance CHMOS EPROM/ROM/CPU
- Low Voltage Operation (-L Only)
- 24 MHz Internal Operation (-3 Only)
- Three 16-Bit Timer/Counters
- Programmable Clock Out
- Up/Down Timer/Counter
- Three Level Program Lock System
- 8K/16K/32K On-Chip Program Memory
- 256 Bytes of On-Chip Data RAM
- Improved Quick Pulse Programming Algorithm
- Boolean Processor
- 32 Programmable I/O Lines
- 6 Interrupt Sources
- Programmable Serial Channel with:
 - Framing Error Detection
 - Automatic Address Recognition
- TTL and CMOS Compatible Logic Levels
- 64K External Program Memory Space
- 64K External Data Memory Space
- MCS® 51 Compatible Instruction Set
- Power Saving Idle and Power Down Modes
- ONCE (On-Circuit Emulation) Mode
- Four-Level Interrupt Priority
- Extended Temperature Range
(-40°C to +85°C)

MEMORY ORGANIZATION

ROM Device	EPROM Version	ROMless Version	ROM/EPROM Bytes	RAM Bytes
80C52	87C52	80C32	8K	256
80C54	87C54	80C32	16K	256
80C58	87C58	80C32	32K	256

These devices can address up to 64 Kbytes of external program/data memory.

The Intel 8XC52/8XC54/8XC58 is a single-chip control-oriented microcontroller which is fabricated on Intel's reliable CHMOS III-E technology. Being a member of the MCS 51 family of controllers, the 8XC52/8XC54/8XC58 uses the same powerful instruction set, has the same architecture, and is pin-for-pin compatible with the existing MCS 51 family of products. The 8XC52/8XC54/8XC58 is an enhanced version of the 87C51/80C51BH/80C31BH. The added features make it an even more powerful microcontroller for applications that require clock output, and up/down counting capabilities such as motor control. It also has a more versatile serial channel that facilitates multi-processor communications.

Applications that require low voltage operation can use the 8XC5X-L. The 8XC5X-L will operate at 3.3V \pm 0.3V at a frequency range of 3.5 MHz to 8 MHz.

The 8XC5X-3 has the same 3.5 MHz to 20 MHz frequency range as the 8XC5X-20 when operating out of external program/data memory. When running out of internal program/data memory, the 8XC5X-3 can operate up to 24 MHz.

Throughout this document 8XC5X will refer to the 8XC52, 80C32, 8XC54 and 8XC58 unless information applies to a specific device.

Table 1. Proliferations Options

	*Standard	-1	-3	-20	-L
80C32	X	X		X	
80C52	X	X	X	X	
87C52	X	X	X	X	X
80C54	X	X	X	X	X
87C54	X	X	X	X	X
80C58	X	X	X	X	X
87C58	X	X	X	X	X

NOTES:

- * -3.5 MHz to 12 MHz; 5V \pm 20%
- 1 -3.5 MHz to 16 MHz; 5V \pm 20%
- 3 -3.5 MHz to 20 MHz external program execution; 5V \pm 20%, 24 MHz internal program execution
- 20 -3.5 MHz to 20 MHz; 5V \pm 20%
- L -3.5 MHz to 8 MHz; 3.3V \pm 0.3V




Figure 1. 8XC5X Block Diagram

PROCESS INFORMATION

This device is manufactured on P629.0, a CHMOS III-E process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order No. 210997.

PACKAGES

Part	Prefix	Package Type
8XC5X	P	40-Pin Plastic DIP (OTP)
87C5X	D	40-Pin Cerdip (EPROM)
8XC5X	N	44-Pin PLCC (OTP)
8XC5X	S	44-Pin QFP (OTP)




Figure 2. Pin Connections

PIN DESCRIPTIONS

V_{CC}: Supply voltage.

V_{SS}: Circuit ground.

V_{SS1}: Secondary ground (not on DIP). Provided to reduce ground bounce and improve power supply by-passing.

NOTE:

This pin is not a substitute for the V_{SS} pin (pin 22). (Connection not necessary for proper operation.)

Port 0: Port 0 is an 8-bit, open drain, bidirectional I/O port. As an output port each pin can sink several LS TTL inputs. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pullups when emitting 1's, and can source and sink several LS TTL inputs.

Port 0 also receives the code bytes during EPROM programming, and outputs the code bytes during program verification. External pullup resistors are required during program verification.

Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can drive LS TTL inputs. Port 1 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current (I_{IL}, on the data sheet) because of the internal pullups.

In addition, Port 1 serves the functions of the following special features of the 8XC5X:

Port Pin	Alternate Function
P1.0	T2 (External Count Input to Timer/Counter 2), Clock-Out
P1.1	T2EX (Timer/Counter 2 Capture/Reload Trigger and Direction Control)

Port 1 receives the low-order address bytes during EPROM programming and verifying.

Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can drive LS TTL inputs. Port 2 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2

pins that are externally pulled low will source current (I_{IL}, on the data sheet) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pullups when emitting 1's. During accesses to external Data Memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register.

Some Port 2 pins receive the high-order address bits during EPROM programming and program verification.

Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can drive LS TTL inputs. Port 3 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current (I_{IL}, on the data sheet) because of the pullups.

Port 3 also serves the functions of various special features of the 8051 Family, as listed below:

Port Pin	Alternate Function
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INT0 (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	T0 (Timer 0 external input)
P3.5	T1 (Timer 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

RST: Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. The port pins will be driven to their reset condition when a minimum V_{IHI} voltage is applied whether the oscillator is running or not. An internal pulldown resistor permits a power-on reset with only a capacitor connected to V_{CC}.

ALE: Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin (ALE/PROG) is also the program pulse input during EPROM programming for the 87C5X.

In normal operation ALE is emitted at a constant rate of 1/6 the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory.

2

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

Throughout the remainder of this data sheet, ALE will refer to the signal coming out of the ALE/PROG pin, and the pin will be referred to as the ALE/PROG pin.

PSEN: Program Store Enable is the read strobe to external Program Memory.

When the 8XC5X is executing code from external Program Memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external Data Memory.

EA/Vpp: External Access enable. EA must be strapped to VSS in order to enable the device to fetch code from external Program Memory locations 0000H to 0FFFFH. Note, however, that if any of the Lock bits are programmed, EA will be internally latched on reset.

EA should be strapped to VCC for internal program executions.

This pin also receives the programming supply voltage (Vpp) during EPROM programming.

XTAL1: Input to the inverting oscillator amplifier.

XTAL2: Output from the inverting oscillator amplifier.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of a inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 3. Either a quartz crystal or ceramic resonator may be used. More detailed information concerning the use of the on-chip oscillator is available in Application Note AP-155, "Oscillators for Microcontrollers", Order No. 230659.




Figure 3. Oscillator Connections

To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 floats, as shown in Figure 4. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the data sheet must be observed.

An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the VIL and VIH specifications the capacitance will not exceed 20 pF.




Figure 4. External Clock Drive Configuration

IDLE MODE

The user's software can invoke the Idle Mode. When the microcontroller is in this mode, power consumption is reduced. The Special Function Registers and the onboard RAM retain their values during Idle, but the processor stops executing instructions. Idle Mode will be exited if the chip is reset or if an enabled interrupt occurs.

Table 2. Status of the External Pins during Idle and Power Down

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power Down	Internal	0	0	Data	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data

POWER DOWN MODE

To save even more power, a Power Down mode can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

On the 8XC5X either a hardware reset or an external interrupt can cause an exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and on-chip RAM to retain their values.

To properly terminate Power Down, the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level, and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

With an external interrupt, INT0 and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

DESIGN CONSIDERATION

- The 8XC5X-L will operate at $3.3V \pm 0.3V$ at a frequency range of 3.5 MHz to 8 MHz. Operating beyond these specifications could cause improper device functionality. (To program the 87C5X-L, follow the same procedure as the 87C5X.)
- When running out of internal program/data memory, the 8XC5X-3 can be operated using a 24 MHz clock. If the 8XC5X-3 is running out of

external program/data memory, the operating frequency must be between 3.5 MHz to 20 MHz. The 8XC5X-3 will not function properly at 24 MHz when running out of external program/data memory.

- The window on the D87C5X must be covered by an opaque label. Otherwise, the DC and AC characteristics may not be met, and the device may be functionally impaired.
- When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

ONCE MODE

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems using the 8XC5X without the 8XC5X having to be removed from the circuit. The ONCE Mode is invoked by:

- 1) Pull ALE low while the device is in reset and PSEN is high;
- 2) Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins float and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 8XC5X is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

NOTE:

For more detailed information on the reduced power modes refer to current Embedded Microcontrollers and Processors Handbook Volume I, (Order No. 270645) and Application Note AP-252 (Embedded Applications Handbook, Order No. 270648), "Designing with the 80C51BH."

8XC5X EXPRESS

The Intel EXPRESS system offers enhancements to the operational specifications of the MCS 51 family of microcontrollers. These EXPRESS products are designed to meet the needs of those applications whose operating requirements exceed commercial standards.

The EXPRESS program includes the commercial standard temperature range with burn-in and an extended temperature range with or without burn-in.

With the commercial standard temperature range, operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the ex-

tended temperature range option, operational characteristics are guaranteed over the range of -40°C to +85°C.

The optional burn-in is dynamic for a minimum time of 168 hours at 125°C with $V_{CC} = 6.9V \pm 0.25V$, following guidelines in MIL-STD-883, Method 1015.

Package types and EXPRESS versions are identified by a one- or two-letter prefix to the part number. The prefixes are listed in Table 3.

For the extended temperature range option, this data sheet specifies the parameters which deviate from their commercial temperature range limits.

Table 3. Prefix Identification

Prefix	Package Type	Temperature Range	Burn-In
P	Plastic	Commercial	No
D	Cerdip	Commercial	No
N	PLCC	Commercial	No
S	QFP	Commercial	No
TP	Plastic	Extended	No
TD	Cerdip	Extended	No
TN	PLCC	Extended	No
TS	QFP	Extended	No
LP	Plastic	Extended	Yes
LD	Cerdip	Extended	Yes
LN	PLCC	Extended	Yes
LS	QFP	Extended	Yes

NOTE:

Contact distributor or local sales office to match EXPRESS prefix with proper device.

EXAMPLES:

P80C52 indicates 80C52 in a plastic package and specified for commercial temperature range, without burn-in. TD80C52 indicates 80C52 in a Cerdip package and specified for extended temperature range, without burn-in.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias . . . -40°C to +85°C
Storage Temperature -65°C to +150°C
Voltage on EA/V_{PP} Pin to V_{SS} 0V to +13.0V
Voltage on Any Other Pin to V_{SS} . . -0.5V to +6.5V
I_{OL} Per I/O Pin 15 mA
Power Dissipation 1.5W
(based on PACKAGE heat transfer limitations, not
device power consumption)

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Under Bias			
	Commercial	0	+70	°C
	Express	-40	+85	°C
V _{CC}	Supply Voltage			
	-L	3.0	3.6	V
	All Others	4.0	6.0	V
f _{OSC}	Oscillator Frequency			
	8XC5X	3.5	12	MHz
	8XC5X-1	3.5	16	MHz
	8XC5X-20	3.5	20	MHz

DC CHARACTERISTICS (Over Operating Conditions)

All parameter values apply to all devices unless otherwise indicated.

Symbol	Parameter	Min	Typ (Note 4)	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage	-0.5		0.2 V _{CC} - 0.1	V	
V _{IL1}	Input Low Voltage EA	0		0.2 V _{CC} - 0.3	V	
V _{IH}	Input High Voltage (Except XTAL1, RST)	0.2 V _{CC} + 0.9		V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage (XTAL1, RST)	0.7 V _{CC}		V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage (Note 5) (Ports 1, 2 and 3)			0.3	V	I _{OL} = 100 μA (Note 1)
				0.45	V	I _{OL} = 1.6 mA (Note 1)
				1.0	V	I _{OL} = 3.5 mA (Note 1)
V _{OL1}	Output Low Voltage (Note 5) (Port 0, ALE, PSEN)			0.3	V	I _{OL} = 200 μA (Note 1)
				0.45	V	I _{OL} = 3.2 mA (Note 1)
				1.0	V	I _{OL} = 7.0 mA (Note 1)
V _{OH}	Output High Voltage (Ports 1, 2 and 3, ALE, PSEN)	V _{CC} - 0.3			V	I _{OH} = -10 μA
		V _{CC} - 0.7			V	I _{OH} = -30 μA
		V _{CC} - 1.5			V	I _{OH} = -60 μA

DC CHARACTERISTICS (Over Operating Conditions) (Continued)

All parameter values apply to all devices unless otherwise indicated.


Symbol	Parameter	Min	Typ (Note 4)	Max	Unit	Test Conditions
V _{OH1}	Output High Voltage (Port 0 in External Bus Mode)	V _{CC} - 0.3			V	I _{OH} = -200 μ A
		V _{CC} - 0.7			V	I _{OH} = -3.2 mA
		V _{CC} - 1.5			V	I _{OH} = -7.0 mA
I _{IL}	Logical 0 Input Current (Ports 1, 2 and 3)			-50	μ A	V _{IN} = 0.45V
I _{LI}	Input leakage Current (Port 0)			± 10	μ A	V _{IN} = V _{IL} or V _{IH}
I _{TL}	Logical 1 to 0 Transition Current (Ports 1, 2 and 3) Commercial Express			-650 -750	μ A μ A	V _{IN} = 2V
RRST	RST Pulldown Resistor	40		225	K Ω	
CIO	Pin Capacitance		10		pF	@1 MHz, 25°C
I _{CC}	Power Supply Current:					(Note 3)
	Active Mode					
	at 12 MHz (Figure 5)		15	30	mA	
	at 16 MHz			38	mA	
	at 20 MHz			47	mA	
	at 24 MHz			56	mA	
	8XC5X-L at 8 MHz			12	mA	
	Idle Mode					
	at 12 MHz (Figure 5)		5	7.5	mA	
	at 16 MHz			9.5	mA	
	at 20 MHz			11.5	mA	
	at 24 MHz			13.5	mA	
	Power Down Mode		5	75	μ A	

NOTES:

- Capacitive loading on Ports 0 and 2 may cause noise pulses above 0.4V to be superimposed on the V_{OL}s of ALE and Ports 1, 2 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins change from 1 to 0. In applications where capacitive loading exceeds 100 pF, the noise pulses on these signals may exceed 0.8V. It may be desirable to qualify ALE or other signals with a Schmitt Triggers, or CMOS-level input logic.
- Capacitive loading on Ports 0 and 2 cause the V_{OH} on ALE and PSEN to drop below the 0.9 V_{CC} specification when the address lines are stabilizing.
- See Figures 6-9 for test conditions. Minimum V_{CC} for Power Down is 2V.
- Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and 5V.
- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I _{OL} per port pin:	10mA
Maximum I _{OL} per 8-bit port—	
Port 0:	26 mA
Ports 1, 2 and 3:	15 mA
Maximum total I _{OL} for all output pins:	71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.



I_{CC} Max at other frequencies is given by:
 Active Mode
 $I_{CC} \text{ Max} = 2.2 \times \text{Freq} + 3.1$
 Idle Mode
 $I_{CC} \text{ Max} = 0.5 \times \text{Freq} + 1.5$
 Where Freq is in MHz, I_{CC} Max is given in mA.

Figure 5. I_{CC} vs Frequency




Figure 6. I_{CC} Test Condition, Active Mode




Figure 7. I_{CC} Test Condition Idle Mode




Figure 8. I_{CC} Test Condition, Power Down Mode
 $V_{CC} = 2.0V \text{ to } 6.0V$




Figure 9. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes. $TCLCH = TCHCL = 5 \text{ ns}$

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

- A: Address
- C: Clock
- D: Input Data
- H: Logic level HIGH
- I: Instruction (program memory contents)

L: Logic level LOW, or ALE

P: $\overline{\text{PSEN}}$

Q: Output Data

R: $\overline{\text{RD}}$ signal

T: Time

V: Valid

W: $\overline{\text{WR}}$ signal

X: No longer a valid logic level

Z: Float

For example,

TAVLL = Time from Address Valid to ALE Low

TLLPL = Time from ALE Low to $\overline{\text{PSEN}}$ Low

AC CHARACTERISTICS (Over Operating Conditions, Load Capacitance for Port 0, ALE/ $\overline{\text{PROG}}$ and $\overline{\text{PSEN}}$ = 100 pF, Load Capacitance for All Other Outputs = 80 pF)

EXTERNAL MEMORY CHARACTERISTICS

All parameter values apply to all devices unless otherwise indicated. In this table, 8XC5X refers to 8XC5X and 8XC5X-1.

Symbol	Parameter	12 MHz Oscillator		20 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	Min	Max	
1/TCLCL	Oscillator Frequency							
	8XC5X					3.5	12	MHz
	8XC5X-1					3.5	16	MHz
	8XC5X-20					3.5	20	MHz
TLHLL	ALE Pulse Width	127		60		2 TCLCL - 40		ns
TAVLL	Address Valid to ALE Low	43		10		TCLCL - 40		ns
TLLAX	Address Hold After ALE Low	53		20		TCLCL - 30		ns
TLLIV	ALE Low to Valid Instruction In							
	8XC5X		234				4 TCLCL - 100	ns
	8XC5X-20			125			4 TCLCL - 75	ns
TLLPL	ALE Low to $\overline{\text{PSEN}}$ Low	53		20		TCLCL - 30		ns
TPLPH	$\overline{\text{PSEN}}$ Pulse Width	205		105		3 TCLCL - 45		ns
TPLIV	$\overline{\text{PSEN}}$ Low to Valid Instruction In							
	8XC5X		145				3 TCLCL - 105	ns
	8XC5X-20			60			3 TCLCL - 90	ns
TPXIX	Input Instruction Hold After $\overline{\text{PSEN}}$	0		0		0		ns

EXTERNAL MEMORY CHARACTERISTICS (Continued)

All parameter values apply to all devices unless otherwise indicated.

Symbol	Parameter	12 MHz Oscillator		20 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	Min	Max	
TPXIZ	Input Instruction Float After PSEN 8XC5X 8XC5X-20		59		30		TCLCL - 25 TCLCL - 20	ns ns
TAVIV	Address to Valid Instruction In		312		145		5 TCLCL - 105	ns
TPLAZ	PSEN Low to Address Float		10		10		10	ns
TRLRH	RD Pulse Width	400		200		6 TCLCL - 100		ns
TWLWH	WR Pulse Width	400		200		6 TCLCL - 100		ns
TRLDV	RD Low to Valid Data In 8XC5X 8XC5X-20		252		155		5 TCLCL - 165 5 TCLCL - 95	ns ns
TRHDX	Data Hold After RD	0		0		0		ns
TRHDZ	Data Float After RD		107		40		2 TCLCL - 60	ns
TLLDV	ALE Low to Valid Data In 8XC5X 8XC5X-20		517		310		8 TCLCL - 150 8 TCLCL - 90	ns ns
TAVDV	Address to Valid Data In 8XC5X 8XC5X-20		585		360		9 TCLCL - 165 9 TCLCL - 90	ns ns
TLLWL	ALE Low to RD or WR Low	200	300	100	200	3 TCLCL - 50	3 TCLCL + 50	ns
TAVWL	Address Valid to WR Low 8XC5X 8XC5X-20	203		110		4 TCLCL - 130 4 TCLCL - 90		ns ns
TQVWX	Data Valid before WR 8XC5X 8XC5X-20	33		15		TCLCL - 50 TCLCL - 35		ns ns
TWHQX	Data Hold after WR 8XC5X 8XC5X-20	33		10		TCLCL - 50 TCLCL - 40		ns ns
TQVWH	Data Valid to WR High 8XC5X 8XC5X-20	433		280		7 TCLCL - 150 7 TCLCL - 70		ns ns
TRLAZ	RD Low to Address Float		0		0		0	ns
TWHLH	RD or WR High to ALE High	43	123	10	90	TCLCL - 40	TCLCL + 40	ns


SERIAL PORT TIMING - SHIFT REGISTER MODE

Test Conditions: Over Operating Conditions; Load Capacitance = 80 pF

Symbol	Parameter	12 MHz Oscillator		20 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	Min	Max	
TXLXL	Serial Port Clock Cycle Time	1		0.600		12 TCLCL		μs
TQVXH	Output Data Setup to Clock Rising Edge	700		367		10 TCLCL - 133		ns
TXHQX	Output Data Hold after Clock Rising Edge							
	8XC5X	50				2 TCLCL - 117		ns
	8XC5X-20			50		2 TCLCL - 50		ns
TXHDX	Input Data Hold After Clock Rising Edge	0		0		0		ns
TXHDV	Clock Rising Edge to Input Data Valid		700		367		10 TCLCL - 133	ns

2


SHIFT REGISTER MODE TIMING WAVEFORMS




EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
1/TCLCL	Oscillator Frequency			
	8XC5X	3.5	12	MHz
	8XC5X-1	3.5	16	
	8XC5X-20	3.5	20	
TCHCX	High Time	20		ns
TCLCX	Low Time	20		ns
TCLCH	Rise Time		20	ns
TCHCL	Fall Time		20	ns


EXTERNAL CLOCK DRIVE WAVEFORM



AC TESTING INPUT, OUTPUT WAVEFORMS



FLOAT WAVEFORMS



PROGRAMMING THE EPROM

The part must be running with a 4 MHz to 6 MHz oscillator. The address of an EPROM location to be programmed is applied to address lines while the code byte to be programmed in that location is applied to data lines. Control and program signals must be held at the levels indicated in Table 4. Normally \overline{EA}/V_{PP} is held at logic high until just before ALE/PROG is to be pulsed. The \overline{EA}/V_{PP} is raised to V_{PP} , ALE/PROG is pulsed low and then \overline{EA}/V_{PP} is returned to a high (also refer to timing diagrams).

NOTES:

- Exceeding the V_{PP} maximum for any amount of time could damage the device permanently. The V_{PP} source must be well regulated and free of glitches.

- Programming specifications for the 87C5X-L are the same as the standard 87C5X.

DEFINITION OF TERMS

ADDRESS LINES: P1.0–P1.7, P2.0–P2.5 respectively for A0–A13.

DATA LINES: P0.0–P0.7 for D0–D7.

CONTROL SIGNALS: RST, \overline{PSEN} , P2.6, P2.7, P3.3, P3.6, P3.7

PROGRAM SIGNALS: ALE/PROG, \overline{EA}/V_{PP}

Table 4. EPROM Programming Modes

Mode	RST	\overline{PSEN}	ALE/ PROG	$\overline{EA}/$ V_{PP}	P2.6	P2.7	P3.3	P3.6	P3.7
Program Code Data	H	L		12.75V	L	H	H	H	H
Verify Code Data	H	L	H	H	L	L	L	H	H
Program Encryption Array Address 0–3FH	H	L		12.75V	L	H	H	L	H
Program Lock Bits	Bit 1	H	L		12.75V	H	H	H	H
	Bit 2	H	L		12.75V	H	H	L	L
	Bit 3	H	L		12.75V	H	L	H	L
Read Signature Byte	H	L	H	H	L	L	L	L	L

4. Raise \overline{EA}/V_{PP} from VCC to 12.75V $\pm 0.25V$.
5. Pulse ALE/PROG 5 times for the EPROM array and 25 times for the encryption table and the lock bits.



Figure 11. Programming Signal Waveforms




Figure 10. Programming the EPROM

PROGRAMMING ALGORITHM

Refer to Table 4 and Figures 10 and 11 for address, data, and control signals set up. To program the 87C5X the following sequence must be exercised.

1. Input the valid address on the address lines.
2. Input the appropriate data byte on the data lines.
3. Activate the correct combination of control signals.
4. Raise \overline{EA}/V_{pp} from V_{CC} to $12.75V \pm 0.25V$.
5. Pulse ALE/\overline{PROG} 5 times for the EPROM array, and 25 times for the encryption table and the lock bits.

Repeat 1 through 5 changing the address and data for the entire array or until the end of the object file is reached.

PROGRAM VERIFY

Program verify may be done after each byte or block of bytes is programmed. In either case a complete verify of the programmed array will ensure reliable programming of the 87C5X.

The lock bits cannot be directly verified. Verification of the lock bits is done by observing that their features are enabled.




Figure 11. Programming Signal's Waveforms

ROM and EPROM Lock System

The program lock system, when programmed, protects the onboard program against software piracy.

The 80C5X has a one-level program lock system and a 64-byte encryption table. See line 2 of Table 5. If program protection is desired, the user submits the encryption table with their code, and both the lock-bit and encryption array are programmed by the factory. The encryption array is not available without the lock bit. For the lock bit to be programmed, the user must submit an encryption table.

The 87C5X has a 3-level program lock system and a 64-byte encryption array. Since this is an EPROM device, all locations are user-programmable. See Table 5.

Encryption Array

Within the EPROM array are 64 bytes of Encryption Array that are initially unprogrammed (all 1's). Every time that a byte is addressed during a verify, 6 address lines are used to select a byte of the Encryption Array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an Encryption Verify byte. The algorithm, with the array in the unprogrammed state (all 1's), will return the code in its original, unmodified form. For programming the Encryption Array, refer to Table 4 (Programming the EPROM).

When using the encryption array, one important factor needs to be considered. If a code byte has the value 0FFH, verifying the byte will produce the encryption byte value. If a large block (> 64 bytes) of code is left unprogrammed, a verification routine will display the contents of the encryption array. For this reason all unused code bytes should be programmed with some value other than 0FFH, and not all of them the same value. This will ensure maximum program protection.

Program Lock Bits

The 87C5X has 3 programmable lock bits that when programmed according to Table 5 will provide different levels of protection for the on-chip code and data.

Erasing the EPROM also erases the encryption array and the program lock bits, returning the part to full functionality.

Reading the Signature Bytes

The 8XC5X has 3 signature bytes in locations 30H, 31H, and 60H. To read these bytes follow the procedure for EPROM verify, but activate the control lines provided in Table 4 for Read Signature Byte.

Location	Device	Contents
30H	All	89H
31H	80C52	58H/53H
	All Others	58H
60H	80C52	52H/12H
	87C52	52H
	80C54	54H/14H
	87C54	54H
	80C58	58H/18H
	87C58	58H

Erase Characteristics (Windowed Packages Only)

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelength shorter than approximately 4,000 Angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μ W/cm² rating for 30 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves all the EPROM Cells in a 1's state.

				Protection Type
	LB1	LB2	LB3	
1	U	U	U	No Program Lock features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	P	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	P	P	U	Same as 2, also verify is disabled.
4	P	P	P	Same as 3, also external execution is disabled.

NOTE:


Any other combination of the lock bits is not defined.

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

(T_A = 21°C to 27°C; V_{CC} = 5V ± 20%; V_{SS} = 0V)

Symbol	Parameter	Min	Max	Units
V _{pp}	Programming Supply Voltage	12.5	13.0	V
I _{pp}	Programming Supply Current		75	mA
1/TCLCL	Oscillator Frequency	4	6	MHz
TAVGL	Address Setup to $\overline{\text{PROG}}$ Low	48TCLCL		
TGHAX	Address Hold after $\overline{\text{PROG}}$	48TCLCL		
TDVGL	Data Setup to $\overline{\text{PROG}}$ Low	48TCLCL		
TGHDX	Data Hold after $\overline{\text{PROG}}$	48TCLCL		
TEHSH	(Enable) High to V _{pp}	48TCLCL		
TSHGL	V _{pp} Setup to $\overline{\text{PROG}}$ Low	10		μs
TGHSL	V _{pp} Hold after $\overline{\text{PROG}}$	10		μs
TGLGH	$\overline{\text{PROG}}$ Width	90	110	μs
TAVQV	Address to Data Valid		48TCLCL	
TELQV	ENABLE Low to Data Valid		48TCLCL	
TEHQZ	Data Float after ENABLE	0	48TCLCL	
TGHGL	$\overline{\text{PROG}}$ High to $\overline{\text{PROG}}$ Low	10		μs

EPROM PROGRAMMING AND VERIFICATION WAVEFORMS



272336-23

Thermal Impedance

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operating conditions and applications. See the Intel Packaging Handbook (Order Number 240800) for a description of Intel's thermal impedance test methodology.

Package	θ_{JA}	θ_{JC}	Device
P	45°C/W	16°C/W	All
D	45°C/W	15°C/W	All
N	46°C/W	16°C/W	All
S	87°C/W	18°C/W	52
	96°C/W	24°C/W	54
	90°C/W	22°C/W	58

DATA SHEET REVISION HISTORY

This 8XC5X datasheet (272336-001) replaces the following datasheets:

87C52/80C52/80C32	270757-003
87C52/80C52/80C32 EXPRESS	270868-002
87C52-20/80C52-20/80C32-20	272272-001
87C54/80C54	270816-004
87C54/80C54 EXPRESS	270901-001
87C54-20/-3 80C54-20/-3	270941-003
87C54/80C58	270900-003
87C58/80C58 EXPRESS	270902-001
87C58-20/-3 80C58-20/-3	272029-002

87C51/80C51BH/80C31BH CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER

Commercial/Express

87C51/80C51BH/80C51BHP/80C31BH

*See Table 1 for Proliferation Options

- | | |
|--|---|
| ■ High Performance CHMOS EPROM | ■ 5 Interrupt Sources |
| ■ 24 MHz Internal Operation (-3 Only) | ■ Programmable Serial Port |
| ■ Improved Quick-Pulse Programming Algorithm | ■ TTL- and CMOS-Compatible Logic Levels |
| ■ 3-Level Program Memory Lock | ■ 64K External Program Memory Space |
| ■ Boolean Processor | ■ 64K External Data Memory Space |
| ■ 128-Byte Data RAM | ■ ONCE Mode Facilitates System Testing |
| ■ 32 Programmable I/O Lines | ■ Power Control Modes |
| ■ Two 16-Bit Timer/Counters | — Idle |
| ■ Extended Temperature Range
(-40°C to +85°C) | — Power Down |

MEMORY ORGANIZATION

PROGRAM MEMORY: Up to 4 Kbytes of the program memory can reside on-chip (except 80C31BH). In addition the device can address up to 64K of program memory external to the chip.

DATA MEMORY: This microcontroller has a 128 x 8 on-chip RAM. In addition it can address up to 64 Kbytes of external data memory.

The Intel 87C51 is a single-chip control-oriented microcontroller which is fabricated on Intel's reliable CHMOS III-E technology. The Intel 80C51BH/80C31BH is fabricated on CHMOS III technology. Being a member of the MCS® 51 controller family, the 87C51/80C51BH/80C31BH uses the same powerful instruction set, has the same architecture, and is pin-for-pin compatible with the existing MCS 51 controller family of products.

The 80C51BHP is identical to the 80C51BH with the exception of the Protection Feature. To incorporate this Protection Feature, program verification has been disabled and external memory accesses have been limited to 4K.

The 87C51-3 has the same 3.5 MHz to 20 MHz frequency range as the 87C51-20 when operating out of external program/data memory. When running out of internal program/data memory, the 87C51-3 can operate up to 24 MHz.

The extremely low operating power, along with the two reduced power modes, Idle and Power Down, make this part very suitable for low power applications. The Idle mode freezes the CPU while allowing the RAM, timer/counters, serial port and interrupt system to continue functioning. The Power Down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

For the remainder of this document, the 87C51, 80C51BH, and 80C31BH will be referred to as the 87C51/BH, unless information applies to a specific device.

Table 1. Proliferation Options

	*Standard	-1	-2	-3	-20
80C31BH	X	X	X		
80C51BH	X	X	X		
80C51BHP	X	X	X		
87C51	X	X	X	X	X

NOTES:

- * -3.5 MHz to 12 MHz; $V_{CC} = 5V \pm 20\%$
- 1 -3.5 MHz to 16 MHz; $V_{CC} = 5V \pm 20\%$
- 2 -0.5 MHz to 12 MHz; $V_{CC} = 5V \pm 20\%$
- 3 -3.5 MHz to 20 MHz external program execution; $V_{CC} = 5V \pm 20\%$
24 MHz internal program execution
- 20 -3.5 MHz to 20 MHz; $V_{CC} = 5V \pm 20\%$




Figure 1. 87C51/BH Block Diagram

book, Order No. 210997.

	N	44-Pin PLCC
--	---	-------------



Figure 2. Pin Connections

PIN DESCRIPTION

V_{CC}: Supply voltage during normal, Idle and Power Down operations.

V_{SS}: Circuit ground.

Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an output port each pin can sink 8 LS TTL inputs. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external memory. In this application it uses strong internal pullups when emitting 1's.

Port 0 also receives the code bytes during EPROM programming, and outputs the code bytes during program verification. External pullups are required during program verification.

Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. Port 1 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current (I_{IL} , on the data sheet) because of the internal pullups.

Port 1 also receives the low-order address bytes during EPROM programming and program verification.

Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. Port 2 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current (I_{IL} , on the data sheet) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external Program memory and during accesses to external Data Memory that use 16-bit address (MOVX @DPTR). In this application it uses strong internal pullups when emitting 1's.

During accesses to external Data Memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives some control signals and the high-order address bits during EPROM programming and program verification.

In the 80C51BHP, bits 2.4–2.7 are forced to 0, effectively limiting external data and code space to 4K each during external accesses (see Design Considerations).

Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pullups. Port 3 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current (I_{IL} , on the data sheet) because of the pullups.

Port 3 also serves the functions of various special features of the MCS-51 Family, as listed below:

Pin	Name	Alternate Function
P3.0	RXD	Serial input line
P3.1	TXD	Serial output line
P3.2	$\overline{\text{INT0}}$	External Interrupt 0
P3.3	$\overline{\text{INT1}}$	External Interrupt 1
P3.4	T0	Timer 0 external input
P3.5	T1	Timer 1 external input
P3.6	$\overline{\text{WR}}$	External Data Memory Write strobe
P3.7	$\overline{\text{RD}}$	External Data Memory Read strobe

Port 3 also receives some control signals for EPROM programming and program verification.

RST: Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. The port pins will be driven to their reset condition when a minimum V_{IH1} voltage is applied whether the oscillator is running or not (87C51 only). An internal pulldown resistor permits a power-on reset with only a capacitor connected to V_{CC}.

In order to reset the 80C51BH/80C31BH port pins, the oscillator must be running. At least 19 oscillator periods must occur after a logic 1 is applied to the RST input before the port pins are driven to their reset state.

ALE/PROG: Address Latch Enable output signal for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during EPROM programming.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

2

In normal operation ALE is emitted at a constant rate of 1/6 the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory.

PSEN: Program Store Enable is the Read strobe to External Program Memory. When the 87C51/BH is executing from Internal Program Memory, $\overline{\text{PSEN}}$ is inactive (high). When the device is executing code from External Program Memory, $\overline{\text{PSEN}}$ is activated twice each machine cycle, except that two $\overline{\text{PSEN}}$ activations are skipped during each access to External Data Memory.

$\overline{\text{EA}}/\text{V}_{\text{pp}}$: External Access enable. $\overline{\text{EA}}$ must be strapped to V_{SS} in order to enable the 87C51/BH to fetch code from External Program Memory locations starting at 0000H up to FFFFH. Note, however, that if either of the Lock Bits is programmed, the logic level at $\overline{\text{EA}}$ is internally latched during reset.

$\overline{\text{EA}}$ must be strapped to V_{CC} for internal program execution.

This pin also receives the 12.75V programming supply voltage (V_{PP}) during EPROM programming.

XTAL1: Input to the inverting oscillator amplifier.

XTAL2: Output from the inverting oscillator amplifier.




Figure 3. Using the On-Chip Oscillator

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 3.

To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected, as shown in Figure 4. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the data sheet must be observed.

An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications the capacitance will not exceed 20 pF.




Figure 4. External Clock Drive

IDLE MODE

In Idle Mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the Special Functions Registers remain unchanged during this mode. The Idle Mode can be terminated by any enabled interrupt or by a hardware reset.

It should be noted that when Idle is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

POWER DOWN MODE

In the Power Down mode the oscillator is stopped, and the instruction that invokes Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

The only exit from Power Down is a hardware reset. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before V_{CC} is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

DESIGN CONSIDERATIONS

- Exposure to light when the device is in operation may cause logic errors. For this reason, it is suggested that an opaque label be placed over the window when the die is exposed to ambient light.
- When running out of internal program/data memory, the 87C51-3 can be operated using a 24 MHz clock. If the 87C51-3 is running out of external program/data memory, the operating frequency must be between 3.5 MHz to 20 MHz. The 87C51-3 will not function properly at 24 MHz when running out of external program/data memory.
- The 80C51BHP cannot access external Program or Data memory above 4K. This means that the following instructions that use the Data Pointer only read/write data at address locations below 0FFFH:

```
MOVX A,@DPTR
MOVX @DPTR,A
```

When the Data Pointer contains an address above the 4K limit, those locations will not be accessed. To access Data Memory above 4K, the `MOVX @Ri,A` or `MOVX A,@Ri` instructions must be used.

- The 87C51 has some additional features that are not available on the 80C51BH/80C31BH. The features are: asynchronous port reset, 4 interrupt priority levels, power off flag, ALE disable, serial port automatic address recognition, serial port framing error detection, 64-byte encryption array, and 3 program lock bits. These features cannot be used with the 80C51BH/80C31BH.

Table 2. Status of the External Pins during Idle and Power Down

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power Down	Internal	0	0	Data	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data

NOTE:

For more detailed information on the reduced power modes refer to current Embedded Microcontrollers and Processors Handbook Volume I (Order No. 270645), and Application Note AP-252 (Embedded Applications Handbook, Order No. 270648), "Designing with the 80C51BH."

The ONCE ("On-Circuit Emulation") mode facilitates testing and debugging of systems using the 87C51/BH without the 87C51/BH having to be removed from the circuit. The ONCE mode is invoked by:

1. Pull ALE low while the device is in reset and PSEN is high;
2. Hold ALE low as RST is deactivated.

While the device is in ONCE mode, the Port 0 pins float, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 87C51BH is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

87C51/BH EXPRESS

The Intel EXPRESS system offers enhancements to the operational specifications of the MCS-51 family of microcontrollers. These EXPRESS products are designed to meet the needs of those applications whose operating requirements exceed commercial temperature.

The EXPRESS program includes the commercial standard temperature range with burn-in and an extended temperature range with or without burn-in.

With the commercial standard temperature range, operational characteristics are guaranteed over the temperature range of 0°C to 70°C. With the extended temperature range option, operational characteristics are guaranteed over the range of -40°C to +85°C.

The optional burn-in is dynamic for a minimum time of 160 hours at 125°C with $V_{CC} = 6.9V \pm 0.25V$, following guidelines in MIL-STD-883, Method 1015.

Data	Address	Data	Port
Data	Data	Data	Data
Data	Data	Data	Port

by a one or two letter prefix to the part number. The prefixes are listed in Table 3.

For the extended temperature range option, this data sheet specifies the parameters which deviate from their commercial temperature range limits.

Table 3. Prefix Identification

Prefix	Package Type	Temperature Range	Burn-in
P	Plastic	Commercial	No
D	Cerdip	Commercial	No
N	PLCC	Commercial	No
S	QFP	Commercial	No
TP	Plastic	Extended	No
TD	Cerdip	Extended	No
TN	PLCC	Extended	No
TS	QFP	Extended	No
QP	Plastic	Commercial	Yes
QD	Cerdip	Commercial	Yes
QN	PLCC	Commercial	Yes
LP	Plastic	Extended	Yes
LD	Cerdip	Extended	Yes
LN	PLCC	Extended	Yes

NOTE:

Contact distributor or local sales office to match EXPRESS prefix to proper device.

Examples:

P87C51 indicates 87C51 in a plastic package and specified for commercial temperature range, without burn-in.

LD87C51 indicates 87C51 in a cerdip package and specified for extended temperature range with burn-in.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias -40°C to $+85^{\circ}\text{C}$
Storage Temperature -65°C to $+150^{\circ}\text{C}$
Voltage on $\overline{\text{EA}}$ /V_{PP} Pin to V_{SS}0V to $+13.0\text{V}$
Voltage on Any Other Pin to V_{SS} -0.5V to $+6.5\text{V}$
Maximum I_{OL} per I/O Pin15 mA
Power Dissipation1.5W
(Based on package heat transfer limitations, not device power consumption.)

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

Symbol	Description	Min	Max	Unit
T _A	Ambient Temperature Under Bias			
	Commercial	0	+70	$^{\circ}\text{C}$
	Express	-40	+85	$^{\circ}\text{C}$
V _{CC}	Supply Voltage	4.5	5.5	V
f _{OSC}	Oscillator Frequency			MHz
	87C51/BH	3.5	12	
	87C51-1/BH-1	3.5	16	
	87C51-2/BH-2	0.5	12	
	87C51-20	3.5	20	

DC CHARACTERISTICS (Over Operating Conditions)

All parameter values apply to all devices unless otherwise indicated.

Symbol	Parameter	Min	Typ(1)	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage					
	Commercial	-0.5		$0.2 V_{CC} - 0.1$	V	
	Express	-0.5		$0.2 V_{CC} - 0.15$	V	
V _{IL1}	Input Low Voltage $\overline{\text{EA}}$					
	Commercial	0		$0.2 V_{CC} - 0.3$	V	
	Express	-0.5		$0.2 V_{CC} - 0.35$	V	
V _{IH}	Input High Voltage					
	(Except XTAL1, RST)					
	Commercial	$0.2 V_{CC} + 0.9$		$V_{CC} + 0.5$	V	
	Express	$0.2 V_{CC} + 1$		$V_{CC} + 0.5$	V	
V _{IH1}	Input High Voltage					
	(XTAL1, RST)					
	Commercial	$0.7 V_{CC}$		$V_{CC} + 0.5$	V	
	Express	$0.7 V_{CC} + 0.1$		$V_{CC} + 0.5$	V	
V _{OL}	Output Low Voltage ⁽⁶⁾ (Ports 1, 2, 3)			0.3	V	I _{OL} = 100 μA (2)
				0.45	V	I _{OL} = 1.6 mA(2)
				1.0	V	I _{OL} = 3.5 mA(2)
V _{OL1}	Output Low Voltage ⁽⁶⁾ (Port 0, ALE, PSEN)			0.3	V	I _{OL} = 200 μA (2)
				0.45	V	I _{OL} = 3.2 mA (2)
				1.0	V	I _{OL} = 7.0 mA(2)

DC CHARACTERISTICS (Over Operating Conditions) (Continued)

Symbol	Parameter	Min	Typ(1)	Max	Unit	Test Conditions
V _{OH}	Output High Voltage (Ports 1, 2, 3, ALE, PSEN) 87C51	V _{CC} - 0.3			V	I _{OH} = -10 μ A ⁽³⁾
		V _{CC} - 0.7			V	I _{OH} = -30 μ A ⁽³⁾
		V _{CC} - 1.5			V	I _{OH} = -60 μ A ⁽³⁾
V _{OH}	Output High Voltage (Ports 1, 2, 3, ALE, PSEN) 80C51BH/31BH	0.9 V _{CC}			V	I _{OH} = -10 μ A ⁽³⁾ V _{CC} = 5V \pm 10%
		0.75 V _{CC}			V	I _{OH} = -25 μ A
		2.4			V	I _{OH} = -60 μ A ⁽³⁾
V _{OH1}	Output High Voltage (Port 0 in External Bus Mode) 87C51	V _{CC} - 0.3			V	I _{OH} = -200 μ A ⁽³⁾
		V _{CC} - 0.7			V	I _{OH} = -3.2 mA ⁽³⁾
		V _{CC} - 1.5			V	I _{OH} = -7.0 mA ⁽³⁾
V _{OH1}	Output High Voltage (Port 0 in External Bus Mode) 80C51BH/31BH	0.9 V _{CC}			V	I _{OH} = -80 μ A V _{CC} = 5V \pm 10%
		0.75 V _{CC}			V	I _{OH} = -300 μ A
		2.4			V	I _{OH} = -800 μ A
I _{IL}	Logical 0 Input Current (Ports 1, 2, 3) Commercial Express			-50 -75	μ A μ A	V _{IN} = 2V (87C51) V _{IN} = 0.45V
I _{LI}	Input Leakage Current (Port 0)			\pm 10	μ A	0.45 < V _{IN} < V _{CC}
I _{TL}	Logical 1-to-0 Transition Current (Ports 1, 2, 3) Commercial Express			-650 -750	μ A μ A	V _{IN} = 2V
RRST	RST Pulldown Resistor 80C51BH/31BH 87C51	50		300	K Ω	
		40		225	K Ω	
C _{IO}	Pin Capacitance		10		pF	@ 1 MHz, 25°C
I _{CC}	Power Supply Current					(Note 4)
	Active Mode					
	@ 12 MHz (Figure 5)		11.5	20	mA	
	@ 16 MHz			26	mA	
	@ 20 MHz			32	mA	
	@ 24 MHz			38	mA	
	Idle Mode					
	@ 12 MHz (Figure 5)		1.7	5	mA	
	@ 16 MHz			6	mA	
	@ 20 MHz			7.6	mA	
	@ 24 MHz			9	mA	
	87C51Express					
	@ 12 MHz			7	mA	
	@ 16 MHz			8	mA	
	@ 20 MHz			9	mA	
	@ 24 MHz			10	mA	
	Power Down Mode		5	50	μ A	

NOTES:

1. "Typicals" are based on a limited number of samples taken from early manufacturing lots and are not guaranteed. The values listed are at room temp, 5V.
2. Capacitive loading on Ports 0 and 2 may cause noise pulses above 0.4V to be superimposed on the V_{OL} s of ALE and Ports 1, 2 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins change from 1 to 0. In applications where capacitive loading exceeds 100 pF, the noise pulses on these signals may exceed 0.8V. It may be desirable to qualify ALE or other signals with a Schmitt Trigger, or CMOS-level input logic.
3. Capacitive loading on Ports 0 and 2 may cause the V_{OH} on ALE and $PSEN$ to momentarily fall below the $0.9V_{CC}$ specification when the address bits are stabilizing.
4. See Figures 6 through 8 for I_{CC} test conditions. Minimum V_{CC} for Power Down is 2V.
5. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 10 mA
Maximum I_{OL} per 8-bit port—

Port 0: 26 mA
Ports 1, 2, and 3: 15 mA
Maximum total I_{OL} for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification.
Pins are not guaranteed to sink greater than the listed test conditions.




Figure 5. I_{CC} vs FREQ. Valid only within Frequency Specifications of the Device under Test




Figure 6. I_{CC} Test Condition, Active Mode. All other pins are disconnected.




Figure 7. I_{CC} Test Condition, Idle Mode. All other pins are disconnected.





Figure 9. I_{CC} Test Condition, Power Down Mode. All other pins are disconnected. $V_{CC} = 2V$ to $5.5V$.



**Figure 8. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes
 $TCLCH = TCHCL = 5\text{ ns}$**

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

A: Address.

C: Clock.

D: Input data.

H: Logic level HIGH.

I: Instruction (program memory contents).

L: Logic level LOW, or ALE.

P: PSEN.

Q: Output data.

R: RD signal.

T: Time.

V: Valid.

W: WR signal.

X: No longer a valid logic level.

Z: Float.

For example,

TAVLL = Time from Address Valid to ALE Low.

TLLPL = Time from ALE Low to PSEN Low.

AC CHARACTERISTICS: (Over Operating Conditions; Load Capacitance for Port 0, ALE, and PSEN = 100 pF; Load Capacitance for All Other Outputs = 80 pF)

EXTERNAL MEMORY CHARACTERISTICS

Symbol	Parameter	12 MHz Oscillator		20 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	Min	Max	
1/TCLCL	Oscillator Frequency 87C51/BH 87C51-1/BH-1 87C51-2/BH-2 87C51-20					3.5 3.5 0.5 3.5	12 16 12 20	MHz
TLHLL	ALE Pulse Width 87C51/BH/-20	127		60		2TCLCL - 40		ns
TAVLL	Address Valid to ALE Low 87C51/-20 80C51BH/C31BH	43		10		TCLCL - 40		ns
		28				TCLCL - 55		ns
TLLAX	Address Hold After ALE Low 87C51/-20 80C51BH/C31BH	53		20		TCLCL - 30		ns
		48				TCLCL - 35		ns
TLLIV	ALE Low to Valid Instr In 87C51/BH 87C51-20		234		125	4TCLCL - 100		ns
						4TCLCL - 75		ns
TLLPL	ALE Low to PSEN Low 87C51/-20 80C51BH/C31BH	53		20		TCLCL - 30		ns
		43				TCLCL - 40		ns
TPLPH	PSEN Pulse Width 87C51/BH/-20	205		105		3TCLCL - 45		ns
TPLIV	PSEN Low to Valid Instr In 87C51/BH 87C51-20		145		60	3TCLCL - 105		ns
						3TCLCL - 90		ns

EXTERNAL MEMORY CHARACTERISTICS (Continued)


Symbol	Parameter	12 MHz Oscillator		20 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	Min	Max	
TPXIX	Input Instr Hold After PSEN 87C51/BH/-20	0		0		0		ns
TPXIZ	Input Instr Float After PSEN 87C51/BH 87C51-20		59		30		TCLCL - 25 TCLCL - 20	ns ns
TAVIV	Address to Valid Instr In 87C51/BH/-20		312		145		5TCLCL - 105	ns
TPLAZ	PSEN Low to Address Float 87C51/BH/-20		10		10		10	ns
TRLRH	RD Pulse Width 87C51/BH/-20	400		200		6TCLCL - 100		ns
TWLWH	WR Pulse Width 87C51/BH/-20	400		200		6TCLCL - 100		ns
TRLDV	RD Low to Valid Data In 87C51/BH 87C51-20		252		155		5TCLCL - 165 5TCLCL - 95	ns ns
TRHDX	Data Hold After RD 87C51/BH/-20	0		0		0		ns
TRHDZ	Data Float After RD 87C51/-20 80C51BH/C31BH		107 97		40		2TCLCL - 60 2TCLCL - 70	ns ns
TLLDV	ALE Low to Valid Data In 87C51/BH 87C51-20		517		310		8TCLCL - 150 8TCLCL - 90	ns ns
TAVDV	Address to Valid Data In 87C51/BH 87C51-20		585		360		9TCLCL - 165 9TCLCL - 90	ns ns
TLLWL	ALE Low to RD or WR Low 87C51/BH/-20	200	300	100	200	3TCLCL - 50	3TCLCL + 50	ns
TAVWL	Address to RD or WR Low 87C51/BH 87C51-20	203			110	4TCLCL - 130 4TCLCL - 90		ns ns
TQVWX	Data Valid to WR Transition 87C51 80C51BH/C31BH 87C51-20	33 23			15	TCLCL - 50 TCLCL - 60 TCLCL - 35		ns ns ns

EXTERNAL MEMORY CHARACTERISTICS (Continued)


Symbol	Parameter	12 MHz Oscillator		20 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	Min	Max	
TWHQX	Data Hold After \overline{WR} 87C51/BH 87C51-20	33		10		TCLCL - 50 TCLCL - 40		ns ns
TQVWH	Data Valid to \overline{WR} High 87C51/BH 87C51-20	433		280		7TCLCL - 150 7TCLCL - 70		ns ns
TRLAZ	\overline{RD} Low to Address Float 87C51/BH/-20		0		0		0	ns
TWHLH	\overline{RD} or \overline{WR} High to ALE High 87C51/BH/-20	43	123	10	90	TCLCL - 40	TCLCL + 40	ns


2

EXTERNAL PROGRAM MEMORY READ CYCLE



EXTERNAL DATA MEMORY READ CYCLE






EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
1/TCLCL	Oscillator Frequency			MHz
	87C51/BH	3.5	12	
	87C51-1/BH-1	3.5	16	
	87C51-2/BH-2	0.5	12	
	87C51-20	3.5	20	
TCHCX	High Time	20		ns
TCLCX	Low Time	20		ns
TCLCH	Rise Time		20	ns
TCHCL	Fall Time		20	ns


EXTERNAL CLOCK DRIVE WAVEFORM




SERIAL PORT TIMING—SHIFT REGISTER MODE

Symbol	Parameter	12 MHz Oscillator		20 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	Min	Max	
TXLXL	Serial Port Clock Cycle Time	1.0		0.600		12TCLCL		μs
TQVXH	Output Data Setup to Clock Rising Edge	700		367		10TCLCL - 133		ns
TXHGX	Output Data Hold After Clock Rising Edge	50		50		2TCLCL - 117 2TCLCL - 50		ns
TXHDX	Input Data Hold After Clock Rising Edge	0		0		0		ns
TXHDV	Clock Rising Edge to Input Data Valid		700		367		10TCLCL - 133	ns

SHIFT REGISTER MODE TIMING WAVEFORMS




AC TESTING INPUT, OUTPUT WAVEFORMS



AC inputs during testing are driven at $V_{CC} - 0.5$ for a Logic "1" and $0.45V$ for a Logic "0." Timing measurements are made at V_{IH} min for a Logic "1" and V_{IL} max for a Logic "0".

FLOAT WAVEFORMS



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs, and begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs. $I_{OL}/I_{OH} = \pm 20$ mA. ($-I_L$, $I_{OL}/I_{OH} = \pm 10$ mA)

PROGRAMMING THE 87C51

The part must be running with a 4 MHz to 6 MHz oscillator. The address of an EPROM location to be programmed is applied to address lines while the code byte to be programmed in that location is applied to data lines. Control and program signals must be held at the levels indicated in Table 4. Normally \overline{EA}/V_{PP} is held at logic high until just before $ALE/PROG$ is to be pulsed. The \overline{EA}/V_{PP} is raised to V_{PP} , $ALE/PROG$ is pulsed low and then \overline{EA}/V_{PP} is returned to a high (also refer to timing diagrams).

NOTE:

- Exceeding the V_{PP} maximum for any amount of time could damage the device permanently. The V_{PP} source must be well regulated and free of glitches.

DEFINITION OF TERMS

ADDRESS LINES: P1.0–P1.7, P2.0–P2.5, P3.4 respectively for A0–A14.

DATA LINES: P0.0–P0.7 for D0–D7.

CONTROL SIGNALS: RST, \overline{PSEN} , P2.6, P2.7, P3.6, P3.7.

PROGRAM SIGNALS: $ALE/PROG$, \overline{EA}/V_{PP} .

Table 4. EPROM Programming Modes

Mode		RST	\overline{PSEN}	$ALE/PROG$	\overline{EA}/V_{PP}	P2.6	P2.7	P3.6	P3.7
Program Code Data		H	L		12.75V	L	H	H	H
Verify Code Data		H	L	H	H	L	L	H	H
Program Encryption Array Address 0–3F		H	L		12.75V	L	H	L	H
Program Lock Bits	Bit 1	H	L		12.75V	H	H	H	H
	Bit 2	H	L		12.75V	H	H	L	L
	Bit 3	H	L		12.75V	H	L	H	L
Read Signature Byte		H	L	H	H	L	L	L	L




Figure 10. Programming the EPROM




Figure 11. Programming Waveforms

PROGRAMMING ALGORITHM

Refer to Table 4 and Figures 10 and 11 for address, data, and control signals set up. To program the 87C51 the following sequence must be exercised.

1. Input the valid address on the address lines.
2. Input the appropriate data byte on the data lines.
3. Activate the correct combination of control signals.
4. Raise \overline{EA}/V_{PP} from V_{CC} to $12.75V \pm 0.25V$.
5. Pulse ALE/ \overline{PROG} 5 times* for the EPROM array, and 25 times for the encryption table and the lock bits.

Repeat 1 through 5 changing the address and data for the entire array or until the end of the object file is reached.

Program Verify

Verification may be done after programming either one byte or a block of bytes. In either case a complete verify of the array will ensure reliable programming of the 87C51.

The lock bits cannot be directly verified. Verification of the lock bits is done by observing that their features are enabled.

EPROM Lock System

The 87C51 program lock system, when programmed, protects the onboard program against software piracy.

The 87C51 has a 3-level program lock system and a 64-byte encryption array. Since this is an EPROM device, all locations are user-programmable. See Table 5.

Encryption Array

Within the EPROM array are 64 bytes of Encryption Array that are initially unprogrammed (all 1's). Every time that a byte is addressed during a verify, 6 address lines are used to select a byte of the Encryption Array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an Encryption Verify byte. The algorithm, with the array in the unprogrammed state (all 1's), will return the code in its original, unmodified form. For programming the Encryption Array, refer to Table 4 (Programming the EPROM).

When using the encryption array, one important factor needs to be considered. If a code byte has the value 0FFH, verifying the byte will produce the encryption byte value. If a large block (> 64 bytes) of code is left unprogrammed, a verification routine will display the contents of the encryption array. For this reason all unused code bytes should be programmed with some value other than 0FFH, and not all of them the same value. This will ensure maximum program protection.

Program Lock Bits

The 87C51 has 3 programmable lock bits that when programmed according to Table 5 will provide different levels of protection for the on-chip code and data.

Erasing the EPROM also erases the encryption array and the program lock bits, returning the part to full functionality.

Reading the Signature Bytes

The 87C51 has 3 signature bytes in locations 30H, 31H, and 60H. To read these bytes follow the procedure for EPROM verify, but activate the control lines provided in Table 4 for Read Signature Byte.

Location	Contents
	87C51
30H	89H
31H	58H
60H	51H

Erasure Characteristics (Windowed Devices Only)

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 Angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μ W/cm² rating for 30 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1's state.

Table 5. Program Lock Bits and the Features

Program Lock Bits				Protection Type
	LB1	LB2	LB3	
1	U	U	U	No program lock features enabled. (Code verify will still be encrypted by the encryption array if programmed.)
2	P	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the EPROM is disabled.
3	P	P	U	Same as 2, also verify is disabled.
4	P	P	P	Same as 3, also external execution is disabled.

Table 6 shows the logic levels for verifying the code data and reading the signature bytes on the 80C51BH/80C31BH.

Table 6. ROM Modes

Mode	RST	PSEN	ALE	EA	P2.7	P2.6
Verify Code Data	1	0	1	1	0	0

NOTES:

"1" = Valid high for that pin

"0" = Valid low for that pin

Program Verification

The address of the Program Memory location to be read is applied to Port 1 and pins P2.0–P2.3. The other pins should be held at the "Verify" levels indicated in Table 2. The contents of the addressed lo-

cations will come out on Port 0. External pullups are required on Port 0 for this operation.

Figure 12 shows the setup for verifying the program memory.




Figure 12. Verifying the ROM

ROM VERIFICATION CHARACTERISTICS

$T_A = 21^\circ\text{C}$ to 27°C ; $V_{CC} = 5\text{V} \pm 0.25\text{V}$; $V_{SS} = 0\text{V}$

Symbol	Parameter	Min	Max	Units
1/TCLCL	Oscillator Frequency	4	6	MHz
TAVQV	Address to Data Valid		48TCLCL	
TELQV	ENABLE Low to Data Valid		48TCLCL	
TEHQZ	Data Float after ENABLE	0	48TCLCL	

8XC51FX CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLERS

Commercial/Express

87C51FA/83C51FA/80C51FA/87C51FB/83C51FB/87C51FC/83C51FC

*See Table 1 for Proliferation Options

- High Performance CHMOS EPROM/ROM/CPU
- 24 MHz Internal Operation (-3 only)
- Three 16-Bit Timer/Counters
- Programmable Counter Array with:
 - High Speed Output,
 - Compare/Capture,
 - Pulse Width Modulator,
 - Watchdog Timer Capabilities
- Up/Down Timer/Counter
- Three Level Program Lock System
- 8K/16K/32K On-Chip Program Memory
- 256 Bytes of On-Chip Data RAM
- Improved Quick Pulse Programming Algorithm
- Boolean Processor
- 32 Programmable I/O Lines
- 7 Interrupt Sources
- Four Level Interrupt Priority
- Programmable Serial Channel with:
 - Framing Error Detection
 - Automatic Address Recognition
- TTL Compatible Logic Levels
- 64K External Program Memory Space
- 64K External Data Memory Space
- MCS® 51 Controller Compatible Instruction Set
- Power Saving Idle and Power Down Modes
- ONCE (On-Circuit Emulation) Mode
- Extended Temperature Range (-40°C to +85°C)

MEMORY ORGANIZATION

ROM Device	EPROM Version	ROMLESS Version	ROM/ EPROM Bytes	RAM Bytes
83C51FA	87C51FA	80C51FA	8K	256
83C51FB	87C51FB	80C51FA	16K	256
83C51FC	87C51FC	80C51FA	32K	256

These devices can address up to 64 Kbytes of external program/data memory.

The Intel 87C51FA/8XC51FB/8XC51FC is a single-chip control oriented microcontroller which is fabricated on Intel's reliable CHMOS III-E technology. The Intel 83C51FA/80C51FA is fabricated on CHMOS III technology. Being a member of the MCS® 51 controller family, the 8XC51FA/8XC51FB/8XC51FC uses the same powerful instruction set, has the same architecture, and is pin-for-pin compatible with the existing MCS 51 controller products. The 8XC51FA/8XC51FB/8XC51FC is an enhanced version of the 8XC52/8XC54/8XC58. Its added features make it an even more powerful microcontroller for applications that require Pulse Width Modulation, High Speed I/O and up/down counting capabilities such as motor control.

The 8XC51FX-3 has the same 3.5 MHz to 20 MHz frequency range as the 8XC51FX-20 when operating out of external program/data memory. When running out of internal program/data memory, the 8XC51FX-3 can operate up to 24 MHz.

For the remainder of this document, the 8XC51FA, 8XC51FB, 8XC51FC will be referred to as the 8XC51FX, unless information applies to a specific device.

Table 1. Proliferation Options

	*Standard	-1	-2	-3	-20
80C51FA	X	X	X		
83C51FA	X	X	X		
87C51FA	X	X		X	X
83C51FB	X	X		X	X
87C51FB	X	X		X	X
83C51FC	X	X		X	X
87C51FC	X	X		X	X

* 3.5 MHz to 12 MHz; 5V \pm 20%
 -1-3.5 MHz to 16 MHz; 5V \pm 20%
 -2-0.5 MHz to 12 MHz; 5V \pm 20%
 -3-3.5 MHz to 20 MHz external program execution; 5V \pm 20%. 24 MHz internal program execution.
 -20-3.5 MHz to 20 MHz; 5V \pm 20%

2




Figure 1. 8XC51FX Block Diagram

PROCESS INFORMATION

The 87C51FA/8XC51FB/8XC51FC is manufactured on P629.0, a CHMOS III-E process. The 83C51FA/80C51FA are manufactured on P645, a CHMOS III process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order No. 210997.

PACKAGES

Part	Prefix	Package Type
8XC51FX	P	40-Pin Plastic DIP
	D	40-Pin Cerdip
	N	44-Pin PLCC
	S	44-Pin QFP




Figure 2. Pin Connections

PIN DESCRIPTIONS

V_{CC}: Supply voltage.

V_{SS}: Circuit ground.

V_{SS1}: Secondary ground (not on DIP devices or any 83C51FA/80C51FA device). Provided to reduce ground bounce and improve power supply by-passing.

NOTE:

This pin is not a substitution for the V_{SS} pin. (Connection not necessary for proper operation.)

Port 0: Port 0 is an 8-bit, open drain, bidirectional I/O port. As an output port each pin can sink several LS TTL inputs. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pullups when emitting 1's, and can source and sink several LS TTL inputs.

Port 0 also receives the code bytes during EPROM programming, and outputs the code bytes during program verification. External pullup resistors are required during program verification.

Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can drive LS TTL inputs. Port 1 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current (I_{IL}, on the data sheet) because of the internal pullups.




Figure 2. Oscillator Connections

In addition, Port 1 serves the functions of the following special features of the 8XC51FX:

Port Pin	Alternate Function
P1.0	T2 (External Count Input to Timer/Counter 2), Clock Out
P1.1	T2EX (Timer/Counter 2 Capture/Reload Trigger and Direction Control)
P1.2	ECI (External Count Input to the PCA)
P1.3	CEX0 (External I/O for Compare/Capture Module 0)
P1.4	CEX1 (External I/O for Compare/Capture Module 1)
P1.5	CEX2 (External I/O for Compare/Capture Module 2)
P1.6	CEX3 (External I/O for Compare/Capture Module 3)
P1.7	CEX4 (External I/O for Compare/Capture Module 4)

Port 1 receives the low-order address bytes during EPROM programming and verifying.

Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can drive LS TTL inputs. Port 2 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current (I_{IL}, on the data sheet) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pullups when emitting 1's. During accesses to external Data Memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register.

Some Port 2 pins receive the high-order address bits during EPROM programming and program verification.

Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can drive LS TTL inputs. Port 3 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current (I_{IL}, on the data sheet) because of the pullups.

Port 3 also serves the functions of various special features of the MCS-51 Family, as listed below:

Port Pin	Alternate Function
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INT0 (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	T0 (Timer 0 external input)
P3.5	T1 (Timer 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

RST: Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. The port pins will be driven to their reset condition when a minimum V_{IH1} voltage is applied whether the oscillator is running or not (except 83C51FA/80C51FA). An internal pulldown resistor permits a power-on reset with only a capacitor connected to V_{CC} .

In order to reset the 83C51FA/80C51FA port pins, the oscillator must be running. At least 19 oscillator periods must occur after a logic 1 is applied to the RST input before the port pins are driven to their reset state.

ALE: Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin (ALE/PROG) is also the program pulse input during EPROM programming for the 87C51FX.

In normal operation ALE is emitted at a constant rate of $1/6$ the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOV C instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

Throughout the remainder of this data sheet, ALE will refer to the signal coming out of the ALE/PROG pin, and the pin will be referred to as the ALE/PROG pin.

PSEN: Program Store Enable is the read strobe to external Program Memory.

When the 8XC51FX is executing code from external Program Memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external Data Memory.

EA/V_{pp}: External Access enable. \overline{EA} must be strapped to VSS in order to enable the device to fetch code from external Program Memory locations 0000H to 0FFFH. Note, however, that if either of the Program Lock bits are programmed, \overline{EA} will be internally latched on reset.

\overline{EA} should be strapped to V_{CC} for internal program executions.

This pin also receives the programming supply voltage (V_{pp}) during EPROM programming.

XTAL1: Input to the inverting oscillator amplifier.

XTAL2: Output from the inverting oscillator amplifier.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of a inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 3. Either a quartz crystal or ceramic resonator may be used. More detailed information concerning the use of the on-chip oscillator is available in Application Note AP-155, "Oscillators for Microcontrollers."

To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 floats, as shown in Figure 4. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the data sheet must be observed.

An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications the capacitance will not exceed 20 pF.




Figure 3. Oscillator Connections




Figure 4. External Clock Drive Configuration

IDLE MODE

The user's software can invoke the Idle Mode. When the microcontroller is in this mode, power consumption is reduced. The Special Function Registers and the onboard RAM retain their values during Idle, but the processor stops executing instructions. Idle Mode will be exited if the chip is reset or if an enabled interrupt occurs. The PCA timer/counter can optionally be left running or paused during Idle Mode.

POWER DOWN MODE

To save even more power, a Power Down mode can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

On the 8XC51FX either hardware reset or external interrupt can cause an exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power Down the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

Table 2. Status of the External Pins during Idle and Power Down

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power Down	Internal	0	0	Data	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data

NOTE:

For more detailed information on the reduced power modes refer to current Embedded Microcontrollers and Processors Handbook Volume I, and Application Note AP-252 (Embedded Applications Handbook), "Designing with the 80C51BH."

With an external interrupt, INT0 or INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

DESIGN CONSIDERATION

- When running out of internal program/data memory, the 8XC51FX-3 can be operated using a 24 MHz clock. If the 8XC51FX-3 is running out of external program/data memory, the operating frequency must be between 3.5 MHz to 20 MHz. The 8XC51FX-3 will not function properly at 24 MHz when running out of external program/data memory.
- Ambient light is known to affect the internal RAM contents during operation. If the 87C51FX application requires the part to be run under ambient lighting, an opaque label should be placed over the window to exclude light.
- When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.
- The 83C51FA/80C51FA do not have the following features: Timer 2 clockout, 4 interrupt priority levels, asynchronous port reset, 64-byte encryption array, and 3 program lock bits. These features cannot be used with the 83C51FA/80C51FA.

ONCE MODE

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems using the 8XC51FX without the 8XC51FX having to be removed from the circuit. The ONCE Mode is invoked by:

- 1) Pull ALE low while the device is in reset and PSEN is high;
- 2) Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins float, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 8XC51FX is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

8XC51FX EXPRESS

The Intel EXPRESS system offers enhancements to the operational specifications of the MCS-51 family of microcontrollers. These EXPRESS products are

designed to meet the needs of those applications whose operating requirements exceed commercial standards.

The EXPRESS program includes the commercial standard temperature range with burn-in and an extended temperature range with or without burn-in.

With the commercial standard temperature range, operational characteristics are guaranteed over the temperature range of 0°C to 70°C. With the extended temperature range option, operational characteristics are guaranteed over the range of -40°C to +85°C.

The optional burn-in is dynamic for a minimum time of 168 hours at 125°C with $V_{CC} = 6.9V \pm 0.25V$, following guidelines in MIL-STD-883, Method 1015.

Package types and EXPRESS versions are identified by a one- or two-letter prefix to the part number. The prefixes are listed in Table 3.

For the extended temperature range option, this data sheet specifies the parameters which deviate from their commercial temperature range limits.

Table 3. Prefix Identification

Prefix	Package Type	Temperature Range	Burn-In
D	Cerdip	Commercial	No
N	PLCC	Commercial	No
P	Plastic	Commercial	No
S	QFP	Commercial	No
LD	Cerdip	Extended	Yes
LN	PLCC	Extended	Yes
LP	Plastic	Extended	Yes
LS	QFP	Extended	Yes
TD	Cerdip	Extended	No
TN	PLCC	Extended	No
TP	Plastic	Extended	No
TS	QFP	Extended	No

NOTE:

Contact distributor or local sales office to match EXPRESS prefix with proper device.

EXAMPLES:

P87C51FC indicates 87C51FC in a plastic package and specified for commercial temperature range, without burn-in.

LD87C51FC indicates 87C51FC in a cerdip package and specified for extended temperature range with burn-in.

Ambient Temperature Under Bias . . . -40°C to +85°C
Storage Temperature -65°C to +150°C
Voltage on EA/V_{PP} Pin to V_{SS} 0V to +13.0V
Voltage on Any Other Pin to V_{SS} . . -0.5V to +6.5V
I_{OL} per I/O Pin 15 mA
Power Dissipation 1.5W
(based on PACKAGE heat transfer limitations, not
device power consumption)

When used on new products in production, it is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

***WARNING:** *Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Under Bias Commercial Express	0 -40	+70 +85	°C
V _{CC}	Supply Voltage All Others	4.0	6.0	V
f _{OSC}	Oscillator Frequency 8XC51FX 8XC51FX-1 8XC51FX-2 8XC51FX-20	3.5 3.5 0.5 3.5	12 16 12 20	MHz

DC CHARACTERISTICS (Over Operating Conditions)

All parameter values apply to all devices unless otherwise indicated.

Symbol	Parameter	Min	Typical (Note 4)	Max	Units	Test Conditions
V _{IL}	Input Low Voltage	-0.5		0.2 V _{CC} - 0.1	V	
V _{IL1}	Input Low Voltage $\overline{\text{EA}}$	0		0.2 V _{CC} - 0.3	V	
V _{IH}	Input High Voltage (Except XTAL1, RST)	0.2 V _{CC} + 0.9		V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage (XTAL1, RST)	0.7 V _{CC}		V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage (Note 5) (Ports 1, 2 and 3)			0.3 0.45 1.0	V	I _{OL} = 100 μ A I _{OL} = 1.6 mA (Note 1) I _{OL} = 3.5 mA
V _{OL1}	Output Low Voltage (Note 5) (Port 0, ALE/PROG, $\overline{\text{PSEN}}$)			0.3 0.45 1.0	V	I _{OL} = 200 μ A I _{OL} = 3.2 mA (Note 1) I _{OL} = 7.0 mA
V _{OH}	Output High Voltage (Ports 1, 2 and 3 ALE/PROG and $\overline{\text{PSEN}}$)	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5			V	I _{OH} = -10 μ A I _{OH} = -30 μ A (Note 2) I _{OH} = -60 μ A
V _{OH1}	Output High Voltage (Port 0 in External Bus Mode)	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5			V	I _{OH} = -200 μ A I _{OH} = -3.2 mA (Note 2) I _{OH} = -7.0 mA -6.0 μ A (FA Express)
I _{IL}	Logical 0 Input Current (Ports 1, 2 and 3) Express (83C51FA/80C51FA) All Others			-75 -50	μ A	V _{IN} = 0.45V

All parameter values apply to all devices unless otherwise indicated. (Continued)

Symbol	Parameter	Min	Typical (Note 4)	Max	Units	Test Conditions
I_{LI}	Input leakage Current (Port 0) Express (83C51FA/80C51FA) All Others			± 15 ± 10	μA	$V_{IN} = V_{IL}$ or V_{IH}
I_{TL}	Logical 1 to 0 Transition Current (Ports 1, 2 and 3) Express Commercial			-750 -650	μA	$V_{IN} = 2V$
RRST	RST Pulldown Resistor 83C51FA/80C51FA All Others	50 40		300 225	K Ω	
CIO	Pin Capacitance		10		pF	@1MHz, 25°C
I_{CC}	Power Supply Current: Active Mode At 12 MHz (Figure 5) At 16 MHz At 20 MHz At 24 MHz Idle Mode At 12 MHz (Figure 5) At 16 MHz At 20 MHz At 24 MHz Power Down Mode		15 5 5	30 38 47 56 7.5 9.5 11.5 13.5 75	mA mA mA mA mA mA mA mA μA	(Note 3)

NOTES:

1. Capacitive loading on Ports 0 and 2 may cause noise pulses above 0.4V to be superimposed on the V_{OL} s of ALE and Ports 1, 2 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins change from 1 to 0. In applications where capacitance loading exceeds 100 pF, the noise pulses on these signals may exceed 0.8V. It may be desirable to qualify ALE or other signals with a Schmitt Trigger, or CMOS-level input logic.

2. Capacitive loading on Ports 0 and 2 cause the V_{OH} on ALE and \overline{PSEN} to drop below the 0.9 V_{CC} specification when the address lines are stabilizing.

3. See Figures 6-9 for test conditions. Minimum V_{CC} for power down is 2V.

4. Typicals are based on limited number of samples, and are not guaranteed. The values listed are at room temperature and 5V.

5. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 10 mA

Maximum I_{OL} per 8-bit port -

Port 0: 26 mA

Ports 1, 2, and 3: 15 mA

Maximum total I_{OL} for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.




Figure 5. I_{CC} vs Frequency




Figure 6. I_{CC} Test Condition, Active Mode




Figure 7. I_{CC} Test Condition Idle Mode




Figure 8. I_{CC} Test Condition, Power Down Mode.
 $V_{CC} = 2.0V$ to $6.0V$.




Figure 9. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes. $TCLCH = TCHCL = 5$ ns.

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

- A: Address
- C: Clock
- D: Input Data
- H: Logic level HIGH
- I: Instruction (program memory contents)

L: Logic level LOW, or ALE

P: $\overline{\text{PSEN}}$

Q: Output Data

R: $\overline{\text{RD}}$ signal

T: Time

V: Valid

W: $\overline{\text{WR}}$ signal

X: No longer a valid logic level

Z: Float

For example,

TAVLL = Time from Address Valid to ALE Low

TLLPL = Time from ALE Low to $\overline{\text{PSEN}}$ Low

AC CHARACTERISTICS (Over Operating Conditions, Load Capacitance for Port 0, ALE/ $\overline{\text{PROG}}$ and $\overline{\text{PSEN}}$ = 100 pF, Load Capacitance for All Other Outputs = 80 pF)

EXTERNAL MEMORY CHARACTERISTICS


All parameter values apply to all devices unless otherwise indicated. In this table, 8XC51FX refers to 8XC51FX, 8XC51FX-1 and 8XC51FX-2.

Symbol	Parameter	12 MHz Oscillator		20 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	Min	Max	
$\frac{1}{\text{TCLCL}}$	Oscillator Frequency 8XC51FX 8XC51FX-1 8XC51FX-2 8XC51FX-20					3.5 3.5 0.5 3.5	12 16 12 20	MHz
TLHLL	ALE Pulse Width	127		60		2TCLCL - 40		ns
TAVLL	Address Valid to ALE Low	43		10		TCLCL - 40		ns
TLLAX	Address Hold After ALE Low	53		20		TCLCL - 30		ns
TLLIV	ALE Low to Valid Instruction In 8XC51FX 8XC51FX-20		234		125	4TCLCL - 100 4TCLCL - 75		ns
TLLPL	ALE Low to $\overline{\text{PSEN}}$ Low	53		20		TCLCL - 30		ns
TPLPH	$\overline{\text{PSEN}}$ Pulse Width	205		105		3TCLCL - 45		ns
TPLIV	$\overline{\text{PSEN}}$ Low to Valid Instruction In 8XC51FX 8XC51FX-20		145		60	3TCLCL - 105 3TCLCL - 90		ns
TPXIX	Input Instruction Hold After $\overline{\text{PSEN}}$	0		0		0		ns
TPXIZ	Input Instruction Float After $\overline{\text{PSEN}}$ 8XC51FX 8XC51FX-20		59		30	TCLCL-25 TCLCL-20		ns


All parameter values apply to all devices unless otherwise indicated

Symbol	Parameter	12 MHz Oscillator		20 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	Min	Max	
TAVIV	Address to Valid Instruction In		312		145		5TCLCL - 105	ns
TPLAZ	PSEN Low to Address Float		10		10		10	ns
TRLRH	RD Pulse Width	400		200		6TCLCL - 100		ns
TWLWH	WR Pulse Width	400		200		6TCLCL - 100		ns
TRLDV	RD Low to Valid Data In 8XC51FX 8XC51FX-20		252		155		5TCLCL - 165 5TCLCL - 95	ns
TRHDX	Data Hold After RD	0		0		0		ns
TRHDZ	Data Float After RD		107		40		2TCLCL - 60	ns
TLLDV	ALE Low to Valid Data In 8XC51FX 8XC51FX-20		517		310		8TCLCL - 150 8TCLCL - 90	ns
TAVDV	Address to Valid Data In 8XC51FX 8XC51FX-20		585		360		9TCLCL - 165 9TCLCL - 90	ns
TLLWL	ALE Low to RD or WR Low	200	300	100	200	3TCLCL - 50	3TCLCL + 50	ns
TAVWL	Address Valid to WR Low 8XC51FX 8XC51FX-20	203		110		4TCLCL - 130 4TCLCL - 90		ns
TQVWX	Data Valid to WR Transition 8XC51FX 8XC51FX-20	33		15		TCLCL - 50 TCLCL - 35		ns
TWHQX	Data Hold after WR 8XC51FX 8XC51FX-20	33		10		TCLCL - 50 TCLCL - 40		ns
TQVWH	Data Valid to WR High 8XC51FX 8XC51FX-20	433		280		7TCLCL - 150 7TCLCL - 70		ns
TRLAZ	RD Low to Address Float		0		0		0	ns
TWHLH	RD or WR High to ALE High	43	123	10	90	TCLCL - 40	TCLCL + 40	ns


2



EXTERNAL DATA MEMORY READ CYCLE



EXTERNAL DATA MEMORY WRITE CYCLE




SERIAL PORT TIMING—SHIFT REGISTER MODE

Test Conditions: Over Operating Conditions; Load Capacitance = 80 pF

Symbol	Parameter	12 MHz Oscillator		20 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	Min	Max	
TXLXL	Serial Port Clock Cycle Time	1		0.600		12TCLCL		μs
TQVXH	Output Data Setup to Clock Rising Edge	700		367		10TCLCL - 133		ns
TXHGX	Output Data Hold after Clock Rising Edge							
	8XC51FX	50		50		2TCLCL - 117		ns
	8XC51FX-20					2TCLCL - 50		
TXHDX	Input Data Hold After Clock Rising Edge	0		0		0		ns
TXHDV	Clock Rising Edge to Input Data Valid		700		367		10TCLCL - 133	ns

2


SHIFT REGISTER MODE TIMING WAVEFORMS




EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
1/TCLCL	Oscillator Frequency			
	8XC51FX	3.5	12	MHz
	8XC51FX-1	3.5	16	
	8XC51FX-2	0.5	12	
	8XC51FX-20	3.5	20	
TCHCX	High Time	20		ns
TCLCX	Low Time	20		ns
TCLCH	Rise Time		20	ns
TCHCL	Fall Time		20	ns


EXTERNAL CLOCK DRIVE WAVEFORM



AC TESTING INPUT, OUTPUT WAVEFORMS



FLOAT WAVEFORMS



PROGRAMMING THE EPROM

To be programmed, the part must be running with a 4 to 6 MHz oscillator. (The reason the oscillator needs to be running is that the internal bus is being used to transfer address and program data to appropriate internal EPROM locations.) The address of an EPROM location to be programmed is applied to Port 1 and pins P2.0 - P2.4 of Port 2, while the code byte to be programmed into that location is applied to Port 0. The other Port 2 and 3 pins, RST, PSEN, and EA/V_{PP} should be held at the "Program" levels indicated in Table 4. ALE/PROG is pulsed low to program the code byte into the addressed EPROM location. The setup is shown in Figure 10.

Normally EA/V_{PP} is held at logic high until just before ALE/PROG is to be pulsed. Then EA/V_{PP} is raised to V_{PP}, ALE/PROG is pulsed low, and then EA/V_{PP} is returned to a valid high voltage. The voltage on the EA/V_{PP} pin must be at the valid EA/V_{PP} high level before a verify is attempted. Waveforms and detailed timing specifications are shown in later sections of this data sheet.

NOTE:

- EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage level can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches.

Table 4. EPROM Programming Modes

Mode	RST	PSEN	ALE/ PROG	EA/ V _{PP}	P2.6	P2.7	P3.3	P3.6	P3.7
Program Code Data	H	L		12.75V	L	H	H	H	H
Verify Code Data	H	L	H	H	L	L	L	H	H
Program Encryption Array Address 0-3FH	H	L		12.75V	L	H	H	L	H
Program Lock Bits	Bit 1	H	L		12.75V	H	H	H	H
	Bit 2	H	L		12.75V	H	H	H	L
	Bit 3	H	L		12.75V	H	L	H	L
Read Signature Byte	H	L	H	H	L	L	L	L	L




Figure 10. Programming the EPROM

Refer to Table 4 and Figures 10 and 11 for address, data, and control signals set up. To program the 87C51FX the following sequence must be exercised.

1. Input the valid address on the address lines.
2. Input the appropriate data byte on the data lines.
3. Activate the correct combination of control signals.
4. Raise \overline{EA}/V_{PP} from V_{CC} to $12.75V \pm 0.25V$.
5. Pulse, ALE/\overline{PROG} 5 times for the EPROM array, and 25 times for the encryption table and the lock bits.

reached.

PROGRAM VERIFY

Program verify may be done after each byte or block of bytes is programmed. In either case a complete verify of the programmed array will ensure reliable programming of the 87C51FX.

The lock bits cannot be directly verified. Verification of the lock bits is done by observing that their features are enabled.




Figure 11. Programming Signals Waveforms

ROM and EPROM Lock System

The 87C51FX program lock system, when programmed, protects the onboard program against software piracy.

The 83C51FX has a one-level program lock system and a 64-byte encryption table. See line 2 of Table 5. If program protection is desired, the user submits the encryption table with their code, and both the

lock-bit and encryption array are programmed by the factory. The encryption array is not available without the lock bit. For the lock bit to be programmed, the user must submit an encryption table. The 83C51FA does not have protection features.

The 87C51FX has a 3-level program lock system and a 64-byte encryption array. Since this is an EPROM device, all locations are user-programmable. See Table 5.

Table 5. Program Lock Bits and the Features

Program Lock Bits				Protection Type
	LB1	LB2	LB3	
1	U	U	U	No Program Lock features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	P	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	P	P	U	Same as 2, also verify is disabled.
4	P	P	P	Same as 3, also external execution is disabled.

Any other combination of the lock bits is not defined.

Encryption Array

Within the EPROM array are 64 bytes of Encryption Array that are initially unprogrammed (all 1's). Every time that a byte is addressed during a verify, 6 address lines are used to select a byte of the Encryption Array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an Encryption Verify byte. The algorithm, with the array in the unprogrammed state (all 1's), will return the code in its original, unmodified form. For programming the Encryption Array, refer to Table 4 (Programming the EPROM).

When using the encryption array, one important factor needs to be considered. If a code byte has the value 0FFH, verifying the byte will produce the encryption byte value. If a large block (>64 bytes) of code is left unprogrammed, a verification routine will display the contents of the encryption array. For this reason all unused code bytes should be programmed with some value other than 0FFH, and not all of them the same value. This will ensure maximum program protection.

Program Lock Bits

The 87C51FX has 3 programmable lock bits that when programmed according to Table 5 will provide different levels of protection for the on-chip code and data.

Erasing the EPROM also erases the encryption array and the program lock bits, returning the part to full functionality.

Reading the Signature Bytes

The 87C51FX has 3 signature bytes in locations 30H, 31H, and 60H. The 83C51FA has 2 signature

bytes in locations 30H and 31H. To read these bytes follow the procedure for EPROM verify, but activate the control lines provided in Table 4 for Read Signature Byte.

Location	Device	Contents
30H	All	89H
31H	83C51FA	53H
	All Others	58H
60H	87C51FA	FAH
	83C51FB	7BH/FBH
	87C51FB	FBH
	83C51FC	7CH/FCH
	87C51FC	FCH


2

Erasure Characteristics (Windowed Packages Only)

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelength shorter than approximately 4,000 Angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-sec/cm. Exposing the EPROM to an ultraviolet lamp of 12,000 μ W/cm rating for 30 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves all the EPROM Cells in a 1's state.




EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

($T_A = 21^\circ\text{C}$ to 27°C ; $V_{CC} = 5\text{V} \pm 20\%$; $V_{SS} = 0\text{V}$)

Symbol	Parameter	Min	Max	Units
V_{PP}	Programming Supply Voltage	12.5	13.0	V
I_{PP}	Programming Supply Current		75	mA
1/TCLCL	Oscillator Frequency	4	6	MHz
TAVGL	Address Setup to $\overline{\text{PROG}}$ Low	48TCLCL		
TGHAX	Address Hold after $\overline{\text{PROG}}$	48TCLCL		
TDVGL	Data Setup to $\overline{\text{PROG}}$ Low	48TCLCL		
TGHDX	Data Hold after $\overline{\text{PROG}}$	48TCLCL		
TEHSH	P2.7 (ENABLE) High to V_{PP}	48TCLCL		
TSHGL	V_{PP} Setup to $\overline{\text{PROG}}$ Low	10		μs
TGHSL	V_{PP} Hold after $\overline{\text{PROG}}$	10		μs
TGLGH	$\overline{\text{PROG}}$ Width	90	110	μs
TAVQV	Address to Data Valid		48TCLCL	
TELQV	ENABLE Low to Data Valid		48TCLCL	
TEHQZ	Data Float after ENABLE	0	48TCLCL	
TGHGL	$\overline{\text{PROG}}$ High to $\overline{\text{PROG}}$ Low	10		μs

EPROM PROGRAMMING AND VERIFICATION WAVEFORMS



272322-18

Table 6. ROM Modes

Mode	RST	PSEN	ALE	EA	P2.7	P2.6	P3.6	P3.7
Verify Code Data	1	0	1	1	0	0	1	1
Read Signature	1	0	1	1	0	0	0	0

NOTES:

"1" = Valid high for that pin

"0" = Valid low for that pin

Program Verification

The on-chip Program Memory can be read out for verification purposes, if desired. The address of the Program Memory location to be read is applied to Port 1 and pins P2.0–P2.4. The other pins should be held at the "Verify" levels indicated in Table 6.

The contents of the addressed locations will come out on Port 0. External pullups are required on Port 0 for this operation.

Figure 12 shows the setup for verifying the program memory.

2





Figure 12. Verifying the ROM

IA = 21.0 to 27.0, VCC = 5V ± 0.25V, VSS = 0V

Symbol	Parameter	Min	Max	Units
1/TCLCL	Oscillator Frequency	4	6	MHz
TAVQV	Address to Data Valid		48TCLCL	
TELQV	ENABLE Low to Data Valid		48TCLCL	
TEHQZ	Data Float after ENABLE	0	48TCLCL	

ROM VERIFICATION WAVEFORMS



Thermal Impedance

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operating conditions and applications. See the Intel Packaging Handbook (Order No. 240800) for a description of Intel's thermal impedance test methodology.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values returned are:

(030H) = 89H indicates manufacture by Intel

(031H) = 53H indicates 83C51FA

Package	θ_{JA}	θ_{JC}	Device
P	45°C/W	16°C/W	All
D	36°C/W	13°C/W	80C51FA, 83C51FA, 8XC51FC
N	45°C/W	15°C/W	87C51FA, 8XC51FB
S	46°C/W	16°C/W	All
	97°C/W	24°C/W	FA
	96°C/W	24°C/W	FB
	87°C/W	18°C/W	FC

DATA SHEET REVISION HISTORY

Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

This 8XC51FX datasheet (272322-001) replaces the following datasheets:

87C51FA/83C51FA/80C51FA	270258-007
83C51FA/80C51FA EXPRESS	270620-001
87C51FA EXPRESS	270619-001
87C51FA-20/-3	272081-002
87C51FB/83C51FB	270563-005
87C51FB-20/-3 83C51FB-20/-3	272080-002
87C51FB/83C51FB EXPRESS	270767-002
87C51FC/83C51FC	270789-004
87C51FC/83C51FC EXPRESS	270903-001
87C51FC-20/-3 83C51FC-20/-3	272028-002

2

Device	OTP ROM Version	ROMLESS Version	OTP ROM Bytes	RAM Bytes
87C51FA	87C51FA	80C51FA	9K	256
83C51FB	87C51FB	80C51FA	16K	256
87C51FC	87C51FC	80C51FA	32K	256

The 8XC51FX is a 3V version of current 8XC51FX and will operate from 2.7V to 3.0V at a frequency range of 0.5 MHz to 10 MHz.

The 8XC51FX is a single-chip control oriented microcontroller which is fabricated on Intel's reliable CMOS 1.5µ technology. Being a member of the MCS-51 family, the 8XC51FX is compatible with the existing MCS-51 products.

These devices can address up to 64 Kbytes of external program/data memory.

For the remainder of this document, the 8XC51FA, 8XC51FB, 8XC51FC will be referred to as the 8XC51FX. Unless information applies to a specific device.

8XL51FX COMMERCIAL/EXPRESS LOW VOLTAGE CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLERS

87L51FA/83L51FA/80L51FA/87L51FB/83L51FB/87L51FC/83L51FC

- High Performance CHMOS OTP ROM
- Low Voltage Operation
- 16 MHz Operation
- Three 16-Bit Timer/Counters
- Programmable Counter Array with:
 - High Speed Output,
 - Compare/Capture,
 - Pulse Width Modulator,
 - Watchdog Timer Capabilities
- Up/Down Timer/Counter
- Three Level Program Lock System
- 8K/16K/32K On-Chip Program Memory
- 256 Bytes of On-Chip Data RAM
- Improved Quick Pulse Programming Algorithm
- Boolean Processor
- 32 Programmable I/O Lines
- 7 Interrupt Sources
- Four Level Interrupt Priority
- Programmable Serial Channel with:
 - Framing Error Detection
 - Automatic Address Recognition
- TTL Compatible Logic Levels
- 64K External Program Memory Space
- 64K External Data Memory Space
- MCS[®]-51 Compatible Instruction Set
- Power Saving Idle and Power Down Modes
- ONCE (On-Circuit Emulation) Mode

MEMORY ORGANIZATION

ROM Device	OTP ROM Version	ROMLESS Version	ROM/OTP ROM Bytes	RAM Bytes
83L51FA	87L51FA	80L51FA	8K	256
83L51FB	87L51FB	80L51FA	16K	256
83L51FC	87L51FC	80L51FA	32K	256

These devices can address up to 64 Kbytes of external program/data memory.

The Intel 8XL51FA/8XL51FB/8XL51FC is a single-chip control oriented microcontroller which is fabricated on Intel's reliable CHMOS III-E technology. Being a member of the MCS[®]-51 family, the 8XL51FA/8XL51FB/8XL51FC uses the same powerful instruction set, has the same architecture, and is pin-for-pin compatible with the existing MCS-51 products.

The 8XL51FX is a 3V version of current 8XC51FX and will operate from 2.7V to 3.6V at a frequency range of 3.5 MHz to 16 MHz.

For the remainder of this document, the 8XL51FA, 8XL51FB, 8XL51FC will be referred to as the 8XL51FX, unless information applies to a specific device.




Figure 1. 8XL51FX Block Diagram

The 8XL51FA/8XL51FB/8XL51FC is manufactured on P629.5, a CHMOS III-E process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order Number 210997.

Part	Prefix	Package Type
8XL51FX	N	44-Pin PLCC (OTP)
	S	44-Pin QFP (OTP)




Figure 2. Pin Connections

PIN DESCRIPTIONS

V_{CC}: Supply voltage.

V_{SS}: Circuit ground.

Port 0: Port 0 is an 8-bit, open drain, bidirectional I/O port. As an output port each pin can sink several inputs. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pullups when emitting 1's, and can source and sink several inputs.

Port 0 also receives the code bytes during OTP ROM programming, and outputs the code bytes during program verification. External pullup resistors are required during program verification.

Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can drive several inputs. Port 1 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current (I_{IL} , on the data sheet) because of the internal pullups.

In addition, Port 1 serves the functions of the following special features of the 8XL51FX:

Port Pin	Alternate Function
P1.0	T2 (External Count Input to Timer/Counter 2), Clock Out
P1.1	T2EX (Timer/Counter 2 Capture/Reload Trigger and Direction Control)
P1.2	ECI (External Count Input to the PCA)
P1.3	CEX0 (External I/O for Compare/Capture Module 0)
P1.4	CEX1 (External I/O for Compare/Capture Module 1)
P1.5	CEX2 (External I/O for Compare/Capture Module 2)
P1.6	CEX3 (External I/O for Compare/Capture Module 3)
P1.7	CEX4 (External I/O for Compare/Capture Module 4)

Port 1 receives the low-order address bytes during OTP ROM programming and verifying.

Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can drive several inputs. Port 2 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current (I_{IL} , on the data sheet) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pullups when emitting 1's. During accesses to external Data Memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register.

Some Port 2 pins receive the high-order address bits during OTP ROM programming and program verification.

Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can drive several inputs. Port 3 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current (I_{IL} , on the data sheet) because of the pullups.

Port 3 also serves the functions of various special features of the MCS-51 Family, as listed below:

Port Pin	Alternate Function
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INT0 (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	T0 (Timer 0 external input)
P3.5	T1 (Timer 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

RST: Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. The port pins will be driven to their reset condition when a minimum V_{IH2} voltage is applied whether the oscillator is running or not. An internal pull-down resistor permits a power-on reset with only a capacitor connected to V_{CC} .

ALE: Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin (ALE/PROG) is also the program pulse input during OTP ROM programming for the 87L51FX.

In normal operation ALE is emitted at a constant rate of $\frac{1}{6}$ the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

Throughout the remainder of this data sheet, ALE will refer to the signal coming out of the ALE/PROG pin, and the pin will be referred to as the ALE/PROG pin.

PSEN: Program Store Enable is the read strobe to external Program Memory.

When the 8XL51FX is executing code from external Program Memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external Data Memory.

\overline{EA}/V_{pp} : External Access enable. \overline{EA} must be strapped to VSS in order to enable the device to fetch code from external Program Memory locations 0000H to 0FFFH. Note, however, that if either of the Program Lock bits are programmed, \overline{EA} will be internally latched on reset.

\overline{EA} must be strapped to V_{CC} for internal program executions.

This pin also receives the programming supply voltage (V_{pp}) during OTP ROM programming.

XTAL1: Input to the inverting oscillator amplifier.

XTAL2: Output from the inverting oscillator amplifier.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of a inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 3. Either a quartz crystal or ceramic resonator may be used. More detailed information concerning the use of the on-chip oscillator is available in Application Note AP-155, "Oscillators for Microcontrollers."

To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 floats, as shown in Figure 4. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the data sheet must be observed.

An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications the capacitance will not exceed 20 pF.




Figure 3. Oscillator Connections




Figure 4. External Clock Drive Configuration

IDLE MODE

The user's software can invoke the Idle Mode. When the microcontroller is in this mode, power consumption is reduced. The Special Function Registers and the onboard RAM retain their values during Idle, but the processor stops executing instructions. Idle Mode will be exited if the chip is reset or if an enabled interrupt occurs. The PCA timer/counter can optionally be left running or paused during Idle Mode.

POWER DOWN MODE

To save even more power, a Power Down mode can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

On the 8XL51FX either hardware reset or external interrupt can cause an exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power Down the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

With an external interrupt, INT0 or INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

DESIGN CONSIDERATION

- The 8XL51FX will operate from 2.7V to 3.6V with a frequency range of 3.5 MHz to 16 MHz. Operating beyond these specifications could cause improper device functionality.

Table 1. Status of the External Pins during Idle and Power Down

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power Down	Internal	0	0	Data	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data

NOTE:

For more detailed information on the reduced power modes refer to current Embedded Microcontrollers and Processors Handbook Volume I, #270646, and Application Note AP-252 (Embedded Applications Handbook), #270648, "Designing with the 80C51BH."

- When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

ONCE MODE

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems using the 8XL51FX without the 8XL51FX having to be removed from the circuit. The ONCE Mode is invoked by:

- 1) Pull ALE low while the device is in reset and PSEN is high;
- 2) Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins float, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 8XL51FX is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

The Intel EXPRESS system offers enhancements to the operational specifications of the MCS-51 family of microcontrollers. These EXPRESS products are designed to meet the needs of those applications whose operating requirements exceed commercial standards.

The EXPRESS program includes the commercial standard temperature range with burn-in and an extended temperature range with or without burn-in.

With the commercial standard temperature range, operational characteristics are guaranteed over the temperature range of 0°C to 70°C. With the extended temperature range option, operational characteristics are guaranteed over the range of -40°C to +85°C.

The optional burn-in is dynamic for a minimum time of 168 hours at 125°C with $V_{CC} = 6.9V \pm 0.25V$, following guidelines in MIL-STD-883, Method 1015.

Package types and EXPRESS versions are identified by a one- or two-letter prefix to the part number. The prefixes are listed in Table 2.

data sheet specifies the parameters which deviate from their commercial temperature range limits.

Table 2. Prefix Identification

Prefix	Package Type	Temperature Range	Burn-In
N	PLCC	Commercial	No
S	QFP	Commercial	No
LN	PLCC	Extended	Yes
TN	PLCC	Extended	No
TS	QFP	Extended	No

NOTE:

Contact your distributor or local sales office to match the EXPRESS prefix with the proper device.

EXAMPLES:

N87L51FC indicates 87L51FC in a PLCC package and specified for commercial temperature range, without burn-in.

LN87L51FC indicates 87L51FC in a PLCC package and specified for extended temperature range with burn-in.

DESIGN CONSIDERATION

The 87L51FX will operate from 2.7V to 3.6V with a frequency range of 3.5 MHz to 16 MHz. Operating beyond these specifications could cause improper device functionality.

Table 1. Status of the External Pins during Idle and Power Down

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power Down	Internal	0	0	Data	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data

NOTE:

For more detailed information on the reduced power modes refer to current Embedded Microcontrollers and Processors Handbook Volume 1, #27084B, and Application Note AN-622 (Embedded Applications Handbook, #27084B, "Designing with the 80C51BH").

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias . . . -40°C to +85°C
Storage Temperature -65°C to +150°C
Voltage on EA/V_{PP} Pin to V_{SS} 0V to +13.0V
Voltage on Any Other Pin to V_{SS} . . -0.5V to +6.5V
I_{OL} per I/O Pin 15 mA
Power Dissipation 1.5W
(based on PACKAGE heat transfer limitations, not
device power consumption)

NOTICE: This document contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product is available.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Under Bias			
	Commercial	0	+70	°C
	Express	-40	+85	°C
V _{CC}	Supply Voltage	2.7	3.6	V

DC CHARACTERISTICS (Over Operating Conditions)

All parameter values apply to all devices unless otherwise indicated.

Symbol	Parameter	Min	Max	Units	Test Conditions
V _{IL}	Input Low Voltage (except XTAL1, RST)	-0.5	0.8	V	
V _{IL1}	Input Low Voltage (XTAL1, RST)	-0.5	0.2 V _{CC} - 0.1	V	
V _{IH}	Input High Voltage (Except XTAL1, RST, EA)	2.0	V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage (EA)	V _{CC} - 1.0	V _{CC} + 0.5	V	
V _{IH2}	Input High Voltage (XTAL1, RST)	0.7 V _{CC}	V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage (Note 4) (Ports 1, 2 and 3)		0.4	V	I _{OL} = 1.6 mA (Note 1)
V _{OL1}	Output Low Voltage (Note 4) (Port 0, ALE/PSEN)		0.4	V	I _{OL} = 3.2 mA (Note 1)
V _{OH}	Output High Voltage (Ports 1, 2 and 3, ALE, PSEN)	V _{CC} - 0.7		V	I _{OH} = -30 μA (Note 2)
V _{OH1}	Output High Voltage (Port 0 in External Bus Mode)	2.4		V	I _{OH} = -1.0 mA (Note 2)
I _{IL}	Logical 0 Input Current (Ports 1, 2 and 3)		-50	μA	V _{IN} = 0.4V
I _{LI}	Input Leakage Current (Port 0)		±10	μA	0 < V _{IN} < V _{CC}

DC CHARACTERISTICS (Over Operating Conditions)

All parameter values apply to all devices unless otherwise indicated. (Continued)

Symbol	Parameter	Min	Max	Units	Test Conditions
I_{TL}	Logical 1 to 0 Transition Current (Ports 1, 2 and 3)		-750	μA	$V_{IN} = TBD$
RRST	RST Pulldown Resistor	40	225	$K\Omega$	
I_{CC}	Power Supply Current				(Note 3)
	Active Mode at 16 MHz		25	mA	
	Idle Mode at 16 MHz		6	mA	
	Power-Down Mode		100	μA	

NOTES:

1. Capacitive loading on Ports 0 and 2 may cause noise pulses above 0.4V to be superimposed on the V_{OL} s of ALE and Ports 1, 2 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins change from 1 to 0. In applications where capacitance loading exceeds 100 pF, the noise pulses on these signals may exceed 0.8V. It may be desirable to qualify ALE or other signals with a Schmitt Trigger, or CMOS-level input logic.

2. Capacitive loading on Ports 0 and 2 cause the V_{OH} on ALE and $PSEN$ to drop below the 0.9 V_{CC} specification when the address lines are stabilizing.

3. See Figures 6-9 for test conditions. Minimum V_{CC} for power down is 2V.

4. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 10 mA

Maximum I_{OL} per 8-bit port -


Port 0: 26 mA

Ports 1, 2, and 3: 15 mA

Maximum total I_{OL} for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

Running the device with $E\bar{A}$ at a higher voltage than V_{CC} sinks additional current.

Figure 5. I_{CC} vs Frequency




Figure 6. I_{CC} Test Condition, Active Mode




Figure 7. I_{CC} Test Condition Idle Mode

2




Figure 8. I_{CC} Test Condition, Power Down Mode.
 $V_{CC} = 2.7V$ to $3.6V$.




Figure 9. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes. TCLCH = TCHCL = 5 ns.

Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

- A: Address
- C: Clock
- D: Input Data
- H: Logic level HIGH
- I: Instruction (program memory contents)

P: PSEN

Q: Output Data

R: RD signal

T: Time

V: Valid

W: WR signal

X: No longer a valid logic level

Z: Float

For example,

TAVLL = Time from Address Valid to ALE Low

TLLPL = Time from ALE Low to PSEN Low

AC CHARACTERISTICS (Over Operating Conditions, Load Capacitance for Port 0, ALE/ $\overline{\text{P}}\text{ROG}$ and PSEN = 100 pF, Load Capacitance for All Other Outputs = 80 pF)

EXTERNAL MEMORY CHARACTERISTICS

All parameter values apply to all devices unless otherwise indicated

Symbol	Parameter	Min	Max	Units
1/TCLCL	Oscillator Frequency	3.5	16	MHz
TLHLL	ALE Pulse Width	2TCLCL - 40		ns
TAVLL	Address Valid to ALE Low	TCLCL - 40		ns
TLLAX	Address Hold After ALE Low	TCLCL - 30		ns
TLLIV	ALE Low to Valid Instruction In		4TCLCL - 100	ns
TLLPL	ALE Low to PSEN Low	TCLCL - 30		ns
TPLPH	PSEN Pulse Width	3TCLCL - 45		ns
TPLIV	PSEN Low to Valid Instruction In		3TCLCL - 105	ns
TPXIX	Input Instruction Hold After PSEN High	0.0		ns
TPXIZ	Input Instruction Float After PSEN High		TCLCL - 25	ns
TAVIV	Address to Valid Instruction In		5TCLCL - 105	ns
TPLAZ	PSEN Low to Address Float		10.0	ns
TRLRH	RD Pulse Width	6TCLCL - 100		ns
TWLWH	WR Pulse Width	6TCLCL - 100		ns
TRLDV	RD Low to Valid Data In		5TCLCL - 165	ns
TRHDX	Data Hold after RD	0.0		ns
TRHDZ	Data Float after RD		2TCLCL - 60	ns
TLLDV	ALE Low to Valid Data In		8TCLCL - 150	ns
TAVDV	Address to Valid Data In		9TCLCL - 165	ns


AC CHARACTERISTICS (Over Operating Conditions, Load Capacitance for Port 0, ALE/ $\overline{\text{P}}\text{ROG}$ and $\text{PSEN} = 100 \text{ pF}$, Load Capacitance for All Other Outputs = 80 pF) (Continued)

EXTERNAL PROGRAM MEMORY CHARACTERISTICS


Symbol	Parameter	Min	Max	Units
TLLWL	ALE Low to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	$3\text{TCLCL} - 50$	$3\text{TCLCL} + 50$	ns
TAVWL	Address Valid to $\overline{\text{WR}}$ Low	$4\text{TCLCL} - 130$		ns
TQVWX	Data Valid before $\overline{\text{WR}}$	$\text{TCLCL} - 50$		ns
TWHQX	Data Hold after $\overline{\text{WR}}$	$\text{TCLCL} - 50$		ns
TQVWH	Data Valid to $\overline{\text{WR}}$ High	$7\text{TCLCL} - 150$		ns
TRLAZ	$\overline{\text{RD}}$ Low to Address Float		0.0	ns
TWHLH	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE High	$\text{TCLCL} - 40$	$\text{TCLCL} + 40$	ns

2


EXTERNAL PROGRAM MEMORY READ CYCLE



EXTERNAL DATA MEMORY READ CYCLE



EXTERNAL DATA MEMORY WRITE CYCLE




SERIAL PORT TIMING—SHIFT REGISTER MODE

Test Conditions: Over Operating Conditions; Load Capacitance = 80 pF

Symbol	Parameter	Min	Max	Units
TXLXL	Serial Port Clock Cycle Time	12TCLCL		ns
TQVXH	Output Data Setup to Clock Rising Edge	10TCLCL - 133		ns
TXHQX	Output Data Hold After Clock Rising Edge	2TCLCL - 117		ns
TXHDX	Input Data Hold After Clock Rising Edge	0.0		ns
TXHDV	Clock Rising Edge to Input Data Valid		10TCLCL - 133	ns

SHIFT REGISTER MODE TIMING WAVEFORMS



Normally, $\overline{\text{EA}}/\text{VPP}$ is held at logic high until just before ALE/PROG is to be pulsed. Then $\overline{\text{EA}}/\text{VPP}$ is raised to VPP . ALE/PROG is pulsed low, and the $\overline{\text{EA}}/\text{VPP}$ is returned to a valid high voltage. The voltage on the $\overline{\text{EA}}/\text{VPP}$ pin must be at the valid $\overline{\text{EA}}/\text{VPP}$ high level before a valid programmed waveform and detailed timing specifications are shown in later sections of this data sheet.

NOTE:

$\overline{\text{EA}}/\text{VPP}$ pin must not be allowed to go above the maximum specified VPP level for any amount of time. Even a narrow glitch above that voltage level can cause permanent damage to the device. The VPP source should be well regulated and free of glitches.


PROGRAMMING THE OTP ROM

To be programmed, the part must be running with a 4 to 8 MHz oscillator. (The reason the oscillator needs to be running is that the internal bus is being used to transfer address and program data to appropriate internal OTP ROM locations.) The address of an OTP ROM location to be programmed is applied to Port 1 and pins P2.0 - P2.4 of Port 2, while the code byte to be programmed into that location is applied to Port 0. The other Port 2 and 3 pins, $\overline{\text{PSEN}}$ and $\overline{\text{EA}}/\text{VPP}$ should be held at the "Program" levels indicated in Table 3. ALE/PROG is pulsed low to program the code byte into the addressed OTP ROM location. The setup is shown in Figure 10.


EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
1/TCLCL	Oscillator Frequency	3.5	16	MHz
TCHCX	High Time	20.0		ns
TCLCX	Low Time	20.0		ns
TCLCH	Rise Time		20.0	ns
TCHCL	Fall Time		20.0	ns


EXTERNAL CLOCK DRIVE WAVEFORM



AC TESTING INPUT, OUTPUT WAVEFORMS



FLOAT WAVEFORMS



PROGRAMMING THE OTP ROM

To be programmed, the part must be running with a 4 to 6 MHz oscillator. (The reason the oscillator needs to be running is that the internal bus is being used to transfer address and program data to appropriate internal OTP ROM locations.) The address of an OTP ROM location to be programmed is applied to Port 1 and pins P2.0 - P2.4 of Port 2, while the code byte to be programmed into that location is applied to Port 0. The other Port 2 and 3 pins, RST PSEN, and \overline{EA}/V_{PP} should be held at the "Program" levels indicated in Table 3. $\overline{ALE}/\overline{PROG}$ is pulsed low to program the code byte into the addressed OTP ROM location. The setup is shown in Figure 10.

Normally \overline{EA}/V_{PP} is held at logic high until just before $\overline{ALE}/\overline{PROG}$ is to be pulsed. Then \overline{EA}/V_{PP} is raised to V_{PP} , $\overline{ALE}/\overline{PROG}$ is pulsed low, and then \overline{EA}/V_{PP} is returned to a valid high voltage. The voltage on the \overline{EA}/V_{PP} pin must be at the valid \overline{EA}/V_{PP} high level before a verify is attempted. Waveforms and detailed timing specifications are shown in later sections of this data sheet.

NOTE:


- \overline{EA}/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage level can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches.

Table 3. OTP ROM Programming Modes

(H = 2.7V to 3.6V; H1 = 5V ± 10%)

Mode	RST	PSEN	ALE/ PROG	EA/ V _{pp}	P2.6	P2.7	P3.3	P3.6	P3.7	V _{CC}
Program Code Data	H1	L		12.75V	L	H1	H1	H1	H1	H1
Verify Code Data	H	L	H	H	L	L	L	H	H	H
Program Encryption Array Address 0–3FH	H1	L		12.75V	L	H1	H1	L	H1	H1
Program Lock Bits	Bit 1	H1	L		12.75V	H1	H1	H1	H1	H1
	Bit 2	H1	L		12.75V	H1	H1	H1	L	H1
	Bit 3	H1	L		12.75V	H1	L	H1	L	H1
Read Signature Byte	H	L	H	H	L	L	L	L	L	H

2


Figure 10. Programming the OTP ROM

PROGRAMMING ALGORITHM

Refer to Table 3 and Figures 10 and 11 for address, data, and control signals set up. To program the 87L51FX the following sequence must be exercised.

1. Input the valid address on the address lines.
2. Input the appropriate data byte on the data lines.
3. Activate the correct combination of control signals.
4. Raise $\overline{\text{EA}}/\text{V}_{\text{pp}}$ from V_{CC} to $12.75\text{V} \pm 0.25\text{V}$.
5. Pulse, ALE/PROG 5 times for the OTP ROM array, and 25 times for the encryption table and the lock bits.

Repeat 1 through 5 changing the address and data for the entire array or until the end of the object file is reached.

PROGRAM VERIFY

Program verify may be done after each byte or block of bytes is programmed. In either case a complete verify of the programmed array will ensure reliable programming of the 87L51FX.

The lock bits cannot be directly verified. Verification of the lock bits is done by observing that their features are enabled.




Figure 11. Programming Signals Waveforms

ROM and OTP ROM Lock System

The 87L51FX program lock system, when programmed, protects the onboard program against software piracy.

The 83L51FX has a one-level program lock system and a 64-byte encryption table. See line 2 of Table 4. If program protection is desired, the user submits the encryption table with their code, and both the lock-bit and encryption array are programmed by the factory. The encryption array is not available without the lock bit. For the lock bit to be programmed, the user must submit an encryption table.

The 87L51FX has a 3-level program lock system and a 64-byte encryption array. Since this is an OTP ROM device, all locations are user-programmable. See Table 4.

Encryption Array

Within the OTP ROM array are 64 bytes of Encryption Array that are initially unprogrammed (all 1's). Every time that a byte is addressed during a verify, 6 address lines are used to select a byte of the Encryption Array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an Encryption Verify byte. The algorithm, with the array in the unprogrammed state (all 1's), will return the code in its original, unmodified form. For programming the Encryption Array, refer to Table 3 (Programming the OTP ROM).

When using the encryption array, one important factor needs to be considered. If a code byte has the value 0FFH, verifying the byte will produce the encryption byte value. If a large block (> 64 bytes) of code is left unprogrammed, a verification routine will display the contents of the encryption array. For this reason all unused code bytes should be programmed with some value other than 0FFH, and not all of them the same value. This will ensure maximum program protection.

Program Lock Bits				Protection Type
	LB1	LB2	LB3	
1	U	U	U	No Program Lock features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	P	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the OTP ROM is disabled.
3	P	P	U	Same as 2, also verify is disabled.
4	P	P	P	Same as 3, also external execution is disabled.

Any other combination of the lock bits is not defined.

Program Lock Bits


The 87L51FX has 3 programmable lock bits that when programmed according to Table 4 will provide different levels of protection for the on-chip code and data.

Reading the Signature Bytes

The 87L51FX/83L51FX has 3 signature bytes in locations 30H, 31H, and 60H. To read these bytes follow the procedure for OTP ROM verify, but activate the control lines provided in Table 3 for Read Signature Byte.

Location	Device	Contents
30H	All	89H
31H	All	58H
60H	83L51FA 87L51FA 83L51FB 87L51FB 83L51FC 87L51FC	70H F0H 71H F1H 72H F2H

2




OTP ROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

(T_A = 21°C to 27°C; V_{CC} = 2.7V to 3.6V; V_{SS} = 0V)

Symbol	Parameter	Min	Max	Units
V _{PP}	Programming Supply Voltage	12.5	13.0	V
I _{PP}	Programming Supply Current		75	mA
1/TCLCL	Oscillator Frequency	4	6	MHz
TAVGL	Address Setup to $\overline{\text{PROG}}$ Low	48TCLCL		
TGHAX	Address Hold after $\overline{\text{PROG}}$	48TCLCL		
TDVGL	Data Setup to $\overline{\text{PROG}}$ Low	48TCLCL		
TGHDX	Data Hold after $\overline{\text{PROG}}$	48TCLCL		
TEHSH	P2.7 (ENABLE) High to V _{PP}	48TCLCL		
TSHGL	V _{PP} Setup to $\overline{\text{PROG}}$ Low	10		μs
TGHSL	V _{PP} Hold after $\overline{\text{PROG}}$	10		μs
TGLGH	$\overline{\text{PROG}}$ Width	90	110	μs
TAVQV	Address to Data Valid		48TCLCL	
TELQV	ENABLE Low to Data Valid		48TCLCL	
TEHQZ	Data Float after ENABLE	0	48TCLCL	
TGHGL	$\overline{\text{PROG}}$ High to $\overline{\text{PROG}}$ Low	10		μs

OTP ROM PROGRAMMING AND VERIFICATION WAVEFORMS



8XC51GB

CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER

Commercial/Express

87C51GB—8 Kbytes OTP/8 Kbytes Internal Program Memory

83C51GB—8 Kbytes Factory Programmable ROM

80C51GB—CPU with RAM and I/O

8XC51GB—3.5 MHz to 12 MHz $\pm 20\%$ V_{CC}

8XC51GB-1—3.5 MHz to 16 MHz $\pm 20\%$ V_{CC}

- 8 Kbytes On-Chip ROM/OTP ROM
- 256 Bytes of On-Chip Data RAM
- Two Programmable Counter Arrays with:
 - 2 x 5 High Speed Input/Output Channels Compare/Capture
 - Pulse Width Modulators
 - Watchdog Timer Capabilities
- Three 16-Bit Timer/Counters with
 - Four Programmable Modes:
 - Capture, Baud Rate Generation (Timer 2)
- Dedicated Watchdog Timer
- 8-Bit, 8-Channel A/D with:
 - Eight 8-Bit Result Registers
 - Four Programmable Modes
- Programmable Serial Channel with:
 - Framing Error Detection
 - Automatic Address Recognition
- Serial Expansion Port
- Programmable Clock Out
- Extended Temperature Range:
 - (-40°C to +85°C)
- 48 Programmable I/O Lines with 40 Schmitt Trigger Inputs
- 15 Interrupt Sources with:
 - 7 External, 8 Internal Sources
 - 4 Programmable Priority Levels
- Pre-Determined Port States on Reset
- High Performance CHMOS Process
- TTL and CHMOS Compatible Logic Levels
- Power Saving Modes
- 64K External Data Memory Space
- 64K External Program Memory Space
- Three Level Program Lock System
- ONCE (ON-Circuit Emulation) Mode
- Quick Pulse Programming Algorithm
- MCS®-51 Fully Compatible Instruction Set
- Boolean Processor
- Oscillator Fail Detect
- Available in 68-Pin PLCC

2

MEMORY ORGANIZATION

PROGRAM MEMORY: Up to 8 Kbytes of the program memory can reside in the on-chip ROM. Also, the device can address up to 64K of program memory external to the chip.

DATA MEMORY: This microcontroller has a 256 x 8 on-chip RAM. In addition it can address up to 64 Kbytes of external data memory.

The Intel 8XC51GB is a single-chip control oriented microcontroller which is fabricated on Intel's CHMOS III-E technology. The 8XC51GB is an enhanced version of the 8XC51FA and uses the same powerful instruction set and architecture as existing MCS®-51 products. Added features make it an even more powerful microcontroller for applications that require On-Chip A/D, Pulse Width Modulation, High Speed I/O, up/down counting capabilities and memory protection features. It also has a more versatile serial channel that facilitates multi-processor communications.




Figure 1. 8XC51GB Block Diagram

PROCESS INFORMATION

This device is manufactured on P629.0, a CHMOS III-E process. Additional process and reliability information is available in Intel's Components Quality and Reliability Handbook, Order No. 210997.

PACKAGES

Part	Prefix	Package Type
8XC51GB	N	68-Pin PLCC

■ ■ ■
The 8XC51GB contains six 8-bit parallel I/O ports. All six ports are bidirectional and consist of a latch, an output driver, and an input buffer. Many of the port pins have multiplexed I/O and control functions.

Port Pins as Outputs

Port 0 has open drain outputs when it is not serving as the external data bus. The internal pullup is active only when the pin is outputting a logic 1 during external memory access. An external pullup resistor is required on Port 0 when it is serving as an output port.

Ports 1, 2, 3, 4, and 5 have quasi-bidirectional outputs. A strong pullup provides a fast rise time when the pin is set to a logic 1. This pullup turns on for two oscillator periods to drive the pin high and then turns off. The pin is held high by a weak pullup.

Writing the P0, P1, P2, P3, P4 or P5 Special Function Register sets the corresponding port pins. All six port registers are bit addressable.

The pins of all six ports are configured as inputs by writing a logic 1 to them. Since Port 0 is an open drain port, it provides a very high input impedance. Since pins of Port 1, 2, 3, 4 and 5 have weak pullups (which are always on), they source a small current when driven low externally. All ports except Port 0 have Schmitt trigger inputs.

Port States During Reset

Ports 0 and 3 reset asynchronously to a one and Ports 1, 2, 4, and 5 reset to a zero asynchronously.

PIN DESCRIPTIONS

The 8XC51GB will be packaged in the 68-lead PLCC package. Its pin assignment is shown in Figure 2.

V_{CC}: Supply Voltage.

V_{SS}: Circuit Ground.




Figure 2. Pin Connections

ALTERNATE PORT FUNCTIONS

Ports 0, 1, 2, 3, 4 and 5 have alternate functions as well as their I/O function as described below.

Port Pin	Alternate Function
P0.0/ADO–P0.7/AD7	Multiplexed Address/Data for External Memory
P1.0/T2	Timer 2 External Clock Input/Clock-Out
P1.1/T2EX	Timer 2 Reload/Capture/Direction Control
P1.2/ECI	PCA External Clock Input
P1.3/CEX0–P1.7/CEX4	PCA Capture Input, Compare/PWM Output
P2.0/A8–P2.7/A15	High Byte of Address for External Memory
P3.0/RXD	Serial Port Input
P3.1/TXD	Serial Port Output
P3.2/INT0	External Interrupt 0
P3.3/INT1	External Interrupt 1
P3.4/T0	Timer 0 External Clock Input
P3.5/T1	Timer 1 External Clock Input
P3.6/WR	Write Strobe for External Memory
P3.7/RD	Read Strobe for External Memory
P4.0/SEPCLK	Clock Source for Serial Expansion Port
P4.1/SEPDAT	Data I/O for the Serial Expansion Port
P4.2/ECI1	PCA1 External Clock Input
P4.3/C1EX0–P4.7/C1EX4	PCA1 Capture Input, Compare/PWM Output
P5.2/INT2–P5.6/INT6	External Interrupt INT2–INT6

RST: Reset input. A low on this pin for two machine cycles while the oscillator is running resets the device. The port pins will be driven to their reset condition when a voltage below V_{IL} max voltage is applied, whether the oscillator is running or not. An internal pullup resistor permits a power-on reset with only a capacitor connected to V_{SS} .

ALE/PROG: Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin (ALE/PROG) is also the program pulse input during programming of the 87C51GB.

In normal operation ALE is emitted at a constant rate of $1/6$ the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX instruction. Otherwise the pin is weakly pulled high.

Throughout the remainder of this data sheet, ALE will refer to the signal coming out of the ALE/PROG

pin, and the pin will be referred to as the ALE/PROG pin.

PSEN: Program Store Enable is the read strobe to external Program Memory.

When the 8XC51GB is executing code from external Program Memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external Data Memory.

EA/ V_{PP} : External Access enable. EA must be strapped to V_{SS} in order to enable the device to fetch code from external Program Memory locations 0000H to 1FFFFH. Note, however, that if either of the Program Lock bits are programmed, EA will be internally latched on reset.

EA should be strapped to V_{CC} for internal program executions.

This pin also receives the 12.75V programming supply voltage (V_{PP}) during programming (OTP only).

XTAL1: Input to the inverting oscillator amplifier.

XTAL2: Output from the inverting oscillator amplifier.

A/D CONVERTER

The 8XC51GB A/D converter has a resolution of 8 bits and an accuracy of ± 1 LSB (± 2 LSB for channels 0 and 1). The conversion time for a single channel is 20 μ s at a clock frequency of 16 MHz with the sample and hold function included. Independent supply voltages are provided for the A/D. Also, the A/D operates both in Normal Mode or in Idle Mode.

The A/D has 8 analog input pins; ACH0 (A/D Channel 0) ... ACH7, 1 reference input pin; COMPREF (COMPARison Reference), 1 control input pin; TRIGIN (TRIGger IN), and 2 power pins; AVREF (Voltage REFERENCE) and analog ground (ANalog GROUND). In addition, the A/D has 8 conversion result registers; ADRES0 (A/D result for channel 0) ... ADRES7, 1 comparison result register; ACMP (Analog Comparison), and 1 control register; ACON (A/D Control).

The control bit ACE (A/D Conversion Enable) in ACON controls whether the A/D is in operation or not. ACE = 0 idles the A/D. ACE = 1 enables A/D conversion. The control bit AIM (A/D Input mode) in ACON controls the mode of channel selection. AIM = 0 is the Scan Mode, and AIM = 1 is the Select Mode. The result registers ADRES4 ... ADRES7 always contain the result of a conversion from the corresponding channels ACH4 ... CH7. However, the result registers ADRES0 ... ADRES3 depend on the mode selected. In the scan mode, ADRES0 ... ADRES3 contain the values from ACH0 ... ACH3. In the Select Mode, one of the four channels ACH0 ... ACH3 is converted four times, and the four values are stored sequentially in locations ADRES0 ... ADRES3. Its channel is selected by bits ACS1 and ACS0 (A/D Channel Select 1 and 0) in ACON.

PROGRAMMABLE COUNTER ARRAYS

The Programmable Counter Arrays (PCA-PCA1) are each made up of a Counter Module and five Register/Comparator Modules as shown below. The 16-bit output of the counter module is available to all five Register/Comparator Modules, providing one common timing reference. Each Register/Comparator Module is associated with a pin of Port 1 or Port 4 and is capable of performing input capture, output compare and pulse width modulation functions. The PCAs are exactly the same in function except for the addition of clock input sources on PCA1.

The PCA Counter and five Register/Comparator Modules each have a status bit in the CCON/C1CON Special Function Registers. These six status bits are set according to the selected modes of operation described below. The CCON/C1CON Register provides a convenient means to determine

which of the six PCA/PCA1 interrupts has occurred. The EC Bit in the IE (Interrupt Enable) Special Function Register is a global interrupt enable for the PCA.





Figure 3. Programmable Counter Arrays

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 4. Either a quartz crystal or ceramic resonator may be used. More detailed information concerning the use of the on-chip oscillator is available in Application Note AP-155, "Oscillators for Microcontrollers," Order No. 230659.

To drive the device from an external clock source, XTAL should be driven, while XTAL2 floats, as shown in Figure 5. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the data sheet must be observed.



C1, C2 = 30 pF \pm 10 pF for Crystals
For Ceramic Resonators contact resonator manufacturer.

Figure 4. Oscillator Connections




Figure 5. External Clock Drive Configuration

IDLE MODE

The user's software can invoke the Idle Mode. When the microcontroller is in this mode, power consumption is reduced. The Special Function Registers and the onboard RAM retain their values during idle, peripherals continue to operate, but the processor stops executing instructions. Idle Mode will be exited if the chip is reset or if an enabled interrupt occurs. The PCA timer/counter can optionally be left running or paused during Idle Mode. The Watchdog Timer continues to count in Idle Mode and must be serviced to prevent a device RESET while in Idle.

POWER DOWN MODE

To save even more power, a Power Down mode can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

On the 8XC51GB either a hardware reset or an external interrupt can cause an exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt does not redefine the SFR's or change the on-chip RAM. An external interrupt will modify the interrupt associated SFR's in the same way an interrupt will in all other

modes. The interrupt must be enabled and configured as level sensitive. To properly terminate Power Down the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level. The reset or external interrupt must be held active long enough for the oscillator to restart and stabilize. The Oscillator Fail Detect must be disabled prior to entering Power Down.

DESIGN CONSIDERATIONS

- When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.
- As $\overline{\text{RESET}}$ rises, the 8XC51GB will remain in reset for up to 5 machine cycles (60 oscillator periods) after $\overline{\text{RESET}}$ reaches V_{IH1} .

ONCE MODE

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems using the 8XC51GB without removing it from the circuit. The ONCE Mode is invoked by:

- Pulling ALE low while the device is in reset and $\overline{\text{PSEN}}$ is high;
- Holding ALE low as $\overline{\text{RESET}}$ is deactivated.

While the device is in ONCE Mode, the Port 0 pins float, and the other port pins and ALE and $\overline{\text{PSEN}}$ are weakly pulled high. The oscillator circuit remains active. While the 8XC51GB is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

Table 1. Status of the External Pins during Idle and Power Down

Mode	Program Memory	ALE	$\overline{\text{PSEN}}$	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power Down	Internal	0	0	Data	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data

NOTE:

For more detailed information on the reduced power modes refer to current Embedded Microcontrollers and Processors Handbook Volume I (Order No. 270645), and Application Note AP-252 (Embedded Applications Handbook, Order No. 270648), "Designing with the 80C51BH."

Watchdog Timer (WDT)

The 8XC51GB contains a dedicated Watchdog Timer (WDT) to allow recovery from a software or hardware upset. The WDT consists of a 14-bit counter which is cleared on Reset, and subsequently incremented every machine cycle. While the oscillator is running, the WDT will be incrementing and cannot be disabled. The counter may be reset by writing 1EH and E1H in sequence to the WDTRST Special Function Register. If the counter is not reset before it reaches 3FFFH (16383D), the chip will be forced into a reset sequence by the WDT. This works out to 12.28 ms @ 16 MHz. WDTRST is a write only register. The WDT does not force the external reset pin low.

While in Idle mode the WDT continues to count. If the user does not wish to exit Idle with a reset, then the processor must be periodically "woken up" to service the WDT. In Power Down mode, the WDT stops counting and holds its current value.

Serial Expansion Port (SEP)

The Serial Expansion Port is a half-duplex synchronous serial interface with the following features:

Four Clock Frequencies— XTAL/12, 24, 48, 96.

Four Interface Modes— High/Low/Falling/Rising Edges.

Interrupt Driven.

Symbol	Unit	Typ	Max
V _{IL} (Port 0)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 1)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 2)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 3)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 4)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 5)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 6)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 7)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 8)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 9)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 10)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 11)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 12)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 13)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 14)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 15)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 16)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 17)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 18)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 19)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 20)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 21)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 22)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 23)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 24)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 25)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 26)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 27)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 28)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 29)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 30)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 31)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 32)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 33)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 34)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 35)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 36)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 37)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 38)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 39)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 40)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 41)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 42)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 43)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 44)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 45)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 46)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 47)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 48)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 49)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 50)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 51)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 52)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 53)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 54)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 55)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 56)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 57)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 58)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 59)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 60)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 61)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 62)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 63)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 64)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 65)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 66)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 67)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 68)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 69)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 70)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 71)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 72)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 73)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 74)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 75)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 76)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 77)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 78)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 79)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 80)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 81)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 82)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 83)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 84)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 85)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 86)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 87)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 88)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 89)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 90)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 91)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 92)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 93)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 94)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 95)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 96)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 97)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 98)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 99)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 100)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 101)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 102)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 103)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 104)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 105)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 106)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 107)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 108)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 109)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 110)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 111)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 112)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 113)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 114)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 115)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 116)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 117)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 118)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 119)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 120)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 121)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 122)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 123)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 124)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 125)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 126)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 127)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 128)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 129)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 130)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 131)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 132)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 133)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 134)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 135)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 136)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 137)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 138)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 139)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 140)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 141)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 142)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 143)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 144)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 145)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 146)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 147)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 148)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 149)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 150)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 151)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 152)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 153)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 154)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 155)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 156)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 157)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 158)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 159)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 160)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 161)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 162)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 163)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 164)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 165)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 166)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 167)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 168)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 169)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 170)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 171)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 172)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 173)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 174)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 175)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 176)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 177)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 178)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 179)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 180)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 181)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 182)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 183)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 184)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 185)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 186)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 187)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 188)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 189)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 190)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 191)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 192)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 193)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 194)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 195)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 196)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 197)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 198)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 199)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 200)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 201)	V	0.0	0.5 V _{CC} - 0.1
V _{IL} (Port 202)	V	0.0	0.5 V _{CC}

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature under Bias 0°C to +70°C
 Storage Temperature -65°C to +150°C
 Voltage on EA/V_{PP}
 Pin to V_{SS} 0V to +13.0V*
 I_{OL} per I/O Pin 15 mA
 Voltage on Any Other
 Pin to V_{SS} -0.5V to +6.5V
 Power Dissipation 1.5W
 (Based on Package heat transfer limitations, not de-
 viced power consumption)

*OTP only.

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Under Bias Commercial Express	0	+70	°C
		-40	+85	°C
V _{CC}	Supply Voltage	4.0	6.0	V
f _{OSC}	Oscillator Frequency 8XC51GB 8XC51GB-1	3.5	12	MHz
		3.5	16	MHz

DC CHARACTERISTICS (Over Operating Conditions)

Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage (except Port 2 and $\overline{\text{EA}}$)	-0.5		0.2 V _{CC} - 0.1	V	
V _{IL1}	Input Low Voltage (Port 2)	-0.5		0.2 V _{CC} - 0.3	V	
V _{IL2}	Input Low Voltage ($\overline{\text{EA}}$)	0		0.2 V _{CC} - 0.3	V	
V _{IH}	Input High Voltage (except XTAL1 and $\overline{\text{RST}}$)	0.2 V _{CC} + 0.9		V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage (XTAL1, $\overline{\text{RST}}$)	0.7 V _{CC}		V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage (Ports 1, 2, 3, 4 and 5)			0.3	V	I _{OL} = 100 μ A (2,3)
				0.45	V	I _{OL} = 1.6 mA (2,3)
				1.0	V	I _{OL} = 3.5 mA (2,3)
V _{OL1}	Output Low Voltage (Port 0, $\overline{\text{PSEN}}$, ALE)			0.3	V	I _{OL} = 200 μ A (2,3)
				0.45	V	I _{OL} = 3.2 mA (2,3)
				1.0	V	I _{OL} = 7.0 mA (2,3)

DC CHARACTERISTICS (Over Operating Conditions) (Continued)

Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Unit	Test Conditions
V_{OH}	Output High Voltage (Ports 1, 2, 3, 4 and 5, ALE, PSEN)	$V_{CC} - 0.3$			V	$I_{OH} = -10 \mu A$ (4)
		$V_{CC} - 0.7$			V	$I_{OH} = -30 \mu A$ (4)
		$V_{CC} - 1.5$			V	$I_{OH} = -60 \mu A$ (4)
V_{OH1}	Output High Voltage (Port 0 in External Bus Mode)	$V_{CC} - 0.3$			V	$I_{OH} = -200 \mu A$
		$V_{CC} - 0.7$			V	$I_{OH} = -3.2 \text{ mA}$
		$V_{CC} - 1.5$			V	$I_{OH} = -7.0 \text{ mA}$
I_{IL}	Logical 0 Input Current (Ports 1, 2, 3, 4, 5)			-50	μA	$V_{IN} = 0.45V$
I_{TL}	Logical 1-to-0 Transition Current (Ports 1, 2, 3, 4, 5)			-650	μA	$V_{IN} = 2.0V$
I_{LI}	Input Leakage Current (Port 0)			± 10	μA	$0.45 < V_{IN} < V_{CC}$
RRST	RST Pullup Resistor	50		300	$k\Omega$	
C_{IO}	Pin Capacitance		10		pF	Freq = 1 MHz $T_A = 25^\circ C$
I_{PD}	Power Down Current			50	μA	(5)
I_{DL}	Idle Mode Current			18	mA	(5)
I_{CC}	Operating Current @16 MHz			50	mA	(5)
I_{REF}	A/D Converter Reference Current			5	mA	

NOTES:

- Typical values are obtained using $V_{CC} = 5.0V$, $T_A = 25^\circ C$, and are not guaranteed.
- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:


Maximum I_{OL} per Port Pin: 10 mA
 Maximum I_{OL} per 8-Bit Port—
 Port 0: 26 mA
 Ports 1–5: 15 mA
 Maximum Total I_{OL} for All Outputs Pins: 101 mA

If I_{OL} exceeds the test conditions, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

3. Capacitive loading on Ports 0 and 2 may cause spurious noise pulses above 0.4V on the low level outputs of ALE and Ports 1, 2 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins change from 1 to 0. In applications where capacitive loading exceeds 100 pF, the noise pulses on these signals may exceed 0.8V. It may be desirable to qualify ALE or other signals with a Schmitt Trigger, or CMOS-level input logic.

4. Capacitive loading on Ports 0 and 2 cause the V_{OH} on ALE and PSEN to drop below the 0.9 V_{CC} specification when the address lines are stabilizing.

5. See Figures 6–10 for test conditions. Minimum V_{CC} for Power Down is 2V.



I_{CC} Max at other frequencies is given by:

Active Mode


$$I_{CC} \text{ Max} = (\text{Osc Freq} \times 3) + 4$$

Idle Mode

$$I_{CC} \text{ Max} = (\text{Osc Freq} \times 0.5) + 4$$

Where Osc Freq is in MHz, I_{CC} is in mA. $T_{CLCH} = T_{CHCL} = 5 \text{ ns}$

Figure 6. I_{CC} vs Frequency



All other pins disconnected.
 $T_{CLCH} = T_{CHCL} = 5 \text{ ns}$

Figure 8. I_{CC} Test Condition Idle Mode




Figure 9. I_{CC} Test Condition, Power Down Mode
 $V_{CC} = 2.0\text{V to } 5.5\text{V}$




Figure 10. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes. $T_{CLCH} = T_{CHCL} = 5 \text{ ns}$.

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for:

- A: Address
- C: Clock
- D: Input Data
- H: Logic Level HIGH
- I: Instruction (Program Memory Contents)

- Q: Output Data
- R: \overline{RD} Signal
- T: Time
- V: Valid
- W: \overline{WR} Signal
- X: No Longer a Valid Logic Level
- Z: Float

For Example:

TAVLL = Time from Address Valid to ALE Low

TLLPL = Time from ALE Low to \overline{PSEN} Low

AC SPECIFICATIONS


Over Operating Conditions, Load Capacitance on Port 0, ALE, and \overline{PSEN} = 100 pF, Load Capacitance on all other outputs = 80 pF

2


EXTERNAL PROGRAM AND DATA MEMORY CHARACTERISTICS

Symbol	Parameter	12 MHz Osc.		Variable Osc.		Units
		Min	Max	Min	Max	
1/TCLCL	Osc. Freq.			3.5	16	MHz
TLHLL	ALE Pulse Width	127		2TCLCL - 40		ns
TAVLL	ADDR Valid to ALE Low	43		TCLCL - 40		ns
TLLAX	ADDR Hold after ALE Low	53		TCLCL - 30		ns
TLLIV	ALE Low to Valid Inst. IN		234		4TCLCL - 100	ns
TLLPL	ALE LOW to \overline{PSEN} LOW	53		TCLCL - 30		ns
TPLPH	\overline{PSEN} Pulse Width	205		3TCLCL - 45		ns
TPLIV	\overline{PSEN} Low to Valid Instr In		145		3TCLCL - 105	ns
TPXIX	Input Instr. Hold after \overline{PSEN}	0		0		ns
TPXIZ	Input Instr. Float after \overline{PSEN}		59		TCLCL - 25	ns
TAVIV	ADDR to Valid Instr. In		312		5TCLCL - 105	ns
TPLAZ	\overline{PSEN} Low to ADDR Float		10		10	ns
TRLRH	\overline{RD} Pulse Width	400		6TCLCL - 100		ns
TWLWH	\overline{WR} Pulse Width	400		6TCLCL - 100		ns
TRLDV	\overline{RD} Low to Valid Data In		252		5TCLCL - 165	ns
TRHDX	Data Hold after \overline{RD}	0		0		ns
TRHDZ	Data Float after \overline{RD}		107		2TCLCL - 60	ns
TLLDV	ALE Low to Valid Data In		517		8TCLCL - 150	ns
TAVDV	ADDR to Valid Data In		585		9TCLCL - 165	ns
TLLWL	ALE Low to \overline{RD} or \overline{WR} Low	200	300	3TCLCL - 50	3TCLCL + 50	ns
TAVWL	ADDR Valid to \overline{RD} or \overline{WR} Low	203		4TCLCL - 130		ns
TQVWX	Data Valid to \overline{WR} Transition	33		TCLCL - 50		ns
TWHQX	Data Hold after \overline{WR}	33		TCLCL - 50		ns
TQVWH	Data Valid to \overline{WR} High	433		7 TCLCL - 150		ns
TRLAZ	\overline{RD} Low to Addr Float		0		0	ns
TWHLH	\overline{RD} or \overline{WR} High to ALE High	43	123	TCLCL - 40	TCLCL + 40	ns


EXTERNAL PROGRAM MEMORY READ CYCLE



EXTERNAL DATA MEMORY READ CYCLE



EXTERNAL DATA MEMORY WRITE CYCLE




SERIAL PORT TIMING—SHIFT REGISTER MODE

Test Conditions: Over Operating Conditions, Load Capacitance = 80 pF

Symbol	Parameter	12 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	
TXLXL	Serial Port Clock Cycle Time	1		12TCLCL		μ s
TQVXH	Output Data Setup to Clock Rising Edge	700		10TCLCL - 133		ns
TXHQX	Output Data Hold after Clock Rising Edge	50		2TCLCL - 117		ns
TXHDX	Input Data Hold after Clock Rising Edge	0		0		ns
TXHDV	Clock Rising Edge to Input Data Valid		700		10TCLCL - 133	ns

2


SHIFT REGISTER MODE TIMING WAVEFORMS



EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
1/TCLCL	Oscillator Frequency	3.5	16	MHz
TCHCX	High Time	20		ns
TCLCX	Low Time	20		ns
TCLCH	Rise Time		20	ns
TCHCL	Fall Time		20	ns

EXTERNAL CLOCK DRIVE WAVEFORM





SEP AC TIMING SPECIFICATIONS


Test Conditions: Over Operating Conditions, Load Capacitance = 80 pF

Symbol	Parameter	12 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	
TXSXL	SEPCLK Cycle Time	1		12 TCLCL		μ s
TXSST	Output Data Setup to SEPCLK	435		6 TCLCL - 65		ns
TXSOH	Output Data Hold after SEPCLK	445		6 TCLCL - 55		ns
TXSIH	Input Data Hold after SEPCLK Sampling Edge	210		2 TCLCL + 43		ns
TXSDV	Input Data Valid to SEPCLK Sampling Edge		947		12 TCLCL - 53	ns

SEP Waveform (SEPS1 = 0; SEPS0 = 0; CLKPOL = 0; CLKPH = 0)




AC TESTING INPUT, OUTPUT WAVEFORMS



AC inputs during testing are driven at $V_{CC} - 0.5V$ for a Logic "1" and $0.5V$ for a Logic "0". Timing measurements are made at V_{IH} for a Logic "1" and V_{OL} max for a Logic "0".

FLOAT WAVEFORMS



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs, and begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs. $I_{OL}/I_{OH} \geq \pm 20$ mA.

A TO D CHARACTERISTICS

The absolute conversion accuracy is dependent on the accuracy of AV_{REF} . The specifications given below assume adherence to the Operating Conditions section of this data sheet. Testing is done at $AV_{REF} = 5.12V$, and $V_{CC} = 5.0V$.

OPERATING CONDITIONS

V_{CC}	4.0V to 6.0V
AV_{REF}	4.5V to 5.5V
V_{SS}, AV_{SS}	0V
ACH0-7	AV_{SS} to V_{REF}
T_A	0°C to +70°C Ambient
FOSC (STD Version)	3.5 MHz to 12 MHz
FOSC (-1 Version)	3.5 MHz to 16 MHz

2

A/D CONVERTER SPECIFICATIONS $T_A = 0^\circ C$ to $+70^\circ C$

Parameter	Min	Typ*	Max	Units**	Notes
Resolution	256 8		256 8	Levels Bits	
Absolute Error (Ch 2-7)	0		± 1	LSB	
Absolute Error (Ch 0 and 1)	0		± 2	LSB	
Full Scale Error		± 1		LSB	
Zero Offset Error		± 1		LSB	
Non-Linearity	0		± 1	LSB	
Differential Non-Linearity	0		± 1	LSB	
Channel-to-Channel Matching	0		± 1	LSB	
Repeatability		± 0.25		LSB	

A/D CONVERTER SPECIFICATIONS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ (Continued)

Parameter	Min	Typ*	Max	Units**	Notes
Temperature Coefficients:					
Offset		0.003		LSB/ $^\circ\text{C}$	
Full Scale		0.003		LSB/ $^\circ\text{C}$	
Differential Non-Linearity		0.003		LSB/ $^\circ\text{C}$	
Input Capacitance		3		pF	
Off Isolation	-60			dB	(8, 9)
Feedthrough		-60		dB	(8)
V_{CC} Power Supply Rejection		-60		dB	(8)
Input Resistance to Sample-and-Hold Capacitor	750		1.2K	Ω	
DC Input Leakage	0		3.0	μA	

NOTES:

*These values are expected for most parts at 25°C

**AN "LSB" as used here, has a value of approximately 20 mV.

8. DC to 100 KHz

9. Multiplexer Break-Before-Make Guaranteed.

10. There is no indication when a single A/D conversion is complete. Please refer to the 8XC51GB Hardware Description on how to read a single A/D conversion.

11. $T_{CY} = 12 \text{ TCLCL}$

A/D Conversion Time		Notes
Per Channel	$26 T_{CY}$	(10, 11)
8 Conversions	$208 T_{CY}$	(11)

Notes	Units**	Parameter
	Levels	Resolution
	Bits	
	LSB	Absolute Error (Ch 2-7)
	LSB	Absolute Error (Ch 0 and 1)
	LSB	Full Scale Error
	LSB	Zero Offset Error
	LSB	Non-Linearity
	LSB	Differential Non-Linearity
	LSB	Channel-to-Channel Matching
	LSB	Repeatability

PROGRAMMING THE OTP

The part must be running with a 4 MHz to 6 MHz oscillator. The address of a location to be programmed is applied to address lines while the code byte to be programmed in that location is applied to data lines. Control and program signals must be held at the levels indicated in Table 2. Normally \overline{EA}/V_{PP} is held at logic high until just before ALE/PROG is to be pulsed. The \overline{EA}/V_{PP} is raised to V_{PP} , ALE/PROG is pulsed low and then \overline{EA}/V_{PP} is returned to a high (also refer to timing diagrams).

NOTE:

Exceeding the V_{PP} maximum for any amount of time could damage the device permanently. The V_{PP} source must be well regulated and free of glitches.

DEFINITION OF TERMS

ADDRESS LINES: P1.0–P1.7, P2.0–P2.4, respectively for A0–A12.

DATA LINES: P0.0–P0.7 for D0–D7.

CONTROL SIGNALS: \overline{RST} , \overline{PSEN} , P2.6, P2.7, P3.3, P3.6, P3.7

PROGRAM SIGNALS: ALE/PROG, \overline{EA}/V_{PP}




Figure 11. Programming the OTP

Table 2. OTP Programming Modes

Mode	\overline{RST}	\overline{PSEN}	ALE/PROG	\overline{EA}/V_{PP}	P2.6	P2.7	P3.3	P3.6	P3.7
Program Code Data	L	L		12.75V	L	H	H	H	H
Verify Code Data	L	L	H	H	L	L	L	H	H
Program Encryption Array Address 0–3FH	L	L		12.75V	L	H	H	L	H
Program Lock Bits	Bit 1	L	L		12.75V	H	H	H	H
	Bit 2	L	L		12.75V	H	H	H	L
	Bit 3	L	L		12.75V	H	L	H	L
Read Signature Byte	L	H	H	H	L	L	L	L	L

PROGRAMMING ALGORITHM

Refer to Table 2 and Figures 11 and 12 for address, data, and control signals set up. To program the 87C51GB the following sequence must be exercised.

1. Input the valid address on the address lines.
2. Input the appropriate data byte on the data lines.
3. Activate the correct combination of control signals.
4. Raise \overline{EA}/V_{PP} from V_{CC} to $12.75V \pm 0.25V$.
5. Pulse ALE/\overline{PROG} 5 times for the OTP array, and 25 times for the encryption table and the lock bits.

Repeat 1 through 5 changing the address and data for the entire array or until the end of the object file is reached.

PROGRAM VERIFY

Program verify may be done after each byte that is programmed, or after a block of bytes that is programmed. In either case a complete verify of the array will ensure that it has been programmed correctly.

The lock bits cannot be directly verified. Verification of the lock bits is done by observing that their features are enabled. Refer to the Program Lock section in this data sheet.




Figure 12. Programming Signal's Waveforms

Mode	RESET	EEPROM	ALE/ PROG	EA/ V _{PP}	P2.0	P2.1	P2.2	P2.3	P2.4
Program Code Data	L	L	L	12.75V	L	L	H	H	H
Verify Code Data	L	L	H	H	L	L	L	H	H
Program Encryption Array Address 0-2FH	L	L	L	12.75V	L	H	H	H	H
Program Lock	L	L	L	12.75V	H	H	H	H	H
Bit 1	L	L	L	12.75V	H	H	H	H	H
Bit 2	L	L	L	12.75V	H	H	H	H	L
Bit 3	L	L	L	12.75V	H	L	H	H	L
Read Signature Byte	L	H	H	H	L	L	L	L	L

ROM and EPROM Lock System

The 87C51GB and the 83C51GB program lock systems, when programmed, protect the on-board program against software piracy.

The 83C51GB has a one-level program lock system and a 64-byte encryption table. See line 2 of Table 3. If program protection is desired, the user submits the encryption table with their code, and both the lock bit and encryption array are programmed by the factory. The encryption array is not available without the lock bit. For the lock bit to be programmed, the user must submit an encryption table.

The 87C51GB has a 3-level program lock system and a 64-byte encryption array. Since this is an EPROM device, all locations are user programmable. See Table 3.

Encryption Array

Within the programmable array are 64 bytes of Encryption Array that are initially unprogrammed (all 1's). Every time that a byte is addressed during a verify, 5 address lines are used to select a byte of the Encryption Array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an Encryption Verify byte. The algorithm, with the array in the unprogrammed state (all 1's), will return the code in its original, unmodified form. For programming the Encryption Array, refer to Table 2.

When using the encryption array feature, one important factor needs to be considered. If a code byte has the value 0FFH, verification of the byte will produce the encryption byte value. If a large block (> 64 bytes) of code is left unprogrammed, a verification routine will display the contents of the encryption array. For this reason it is strongly recommended that all unused code bytes be programmed with some value other than 0FFH, and not all of them the same value. This practice will ensure the maximum possible program protection.

Program Lock Bits

The 87C51GB has 3 programmable lock bits that when programmed according to Table 3 will provide different levels of protection for the on-chip code and data. The 83C51GB has 1 program lock bit. See line 2 of Table 3.

Reading the Signature Bytes

The 8XC51GB has 3 signature bytes in locations 30H, 31H, and 60H. To read these bytes follow the procedure for verify, but activate the control lines provided in Table 2 for Read Signature Byte.

Location	Contents	
	87C51GB	83C51GB
30H	89H	89H
31H	58H	58H
60H	EBH	EBH/6BH

Table 3. Program Lock Bits and the Features

*Program Lock Bits				Protection Type
	LB1	LB2	LB3	
1	U	U	U	No Program Lock features enabled. (Code verify will still be encrypted by the Encryption Array if programmed).
2	P	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	P	P	U	Same as 2, also verify is disabled.
4	P	P	P	Same as 3, also external execution is disabled.


*Any other combination of lock bits is not defined.

OTP PROGRAMMING AND VERIFICATION CHARACTERISTICS

(T_A = 21°C to 27°C; V_{CC} = 5V ± 20%; V_{SS} = 0V)

Symbol	Parameter	Min	Max	Units
V _{PP}	Programming Supply Voltage	12.5	13.0	V
I _{PP}	Programming Supply Current		75	mA
1/TCLCL	Oscillator Frequency	4	6	MHz
TAVGL	Address Setup to $\overline{\text{PROG}}$ Low	48TCLCL		
TGHAX	Address Hold after $\overline{\text{PROG}}$	48TCLCL		
TDVGL	Data Setup to $\overline{\text{PROG}}$ Low	48TCLCL		
TGHDX	Data Hold after $\overline{\text{PROG}}$	48TCLCL		
TEHSH	(Enable) High to V _{PP}	48TCLCL		
TSHGL	V _{PP} Setup to $\overline{\text{PROG}}$ Low	10		μs
TGHSL	V _{PP} Hold after $\overline{\text{PROG}}$	10		μs
TGLGH	$\overline{\text{PROG}}$ Width	90	110	μs
TAVQV	Address to Data Valid		48TCLCL	
TELQV	ENABLE Low to Data Valid		48TCLCL	
TEHQZ	Data Float after ENABLE	0	48TCLCL	
TGHGL	$\overline{\text{PROG}}$ High to $\overline{\text{PROG}}$ Low	10		μs

PROGRAMMING AND VERIFICATION WAVEFORMS



Absolute Error—The maximum difference between corresponding actual and ideal code transitions. Absolute Error accounts for all deviations of an actual converter from an ideal converter.

Actual Characteristic—The characteristic of an actual converter. The characteristic of a given converter may vary over temperature, supply voltage, and frequency conditions. An actual characteristic rarely has ideal first and last transition locations or ideal code widths. It may even vary over multiple conversions under the same conditions.

Break-Before-Make—The property of a multiplexer which guarantees that a previously selected channel will be deselected before a new channel is selected (e.g., the converter will not short inputs together).

Channel-to-Channel Matching—The difference between corresponding code transitions of actual characteristics taken from different channels under the same temperature, voltage and frequency conditions.

Characteristic—A graph of input voltage versus the resultant output code for an A/D converter. It describes the transfer function of the A/D converter.

Code—The digital value output by the converter.

Code Center—The voltage corresponding to the midpoint between two adjacent code transitions.

Code Transition—The point at which the converter changes from an output code of Q , to a code of $Q + 1$. The input voltage corresponding to a code transition is defined to be that voltage which is equally likely to produce either of two adjacent codes.

Code Width—The voltage corresponding to the difference between two adjacent code transitions.

Crosstalk—See "Off-Isolation".

DC Input Leakage—Leakage current to ground from an analog input pin.

Differential Non-Linearity—The difference between the ideal and actual code widths of the terminal based characteristic.

Feedthrough—Attenuation of a voltage applied on the selected channel of the A/D Converter after the sample window closes.

Full Scale Error—The difference between the expected and actual input voltage corresponding to the full scale code transition.

First Characteristic—A characteristic with its first code transition at $V_{IN} = 0.5 \text{ LSB}$, its last code transition at $V_{IN} = (V_{REF} - 1.5 \text{ LSB})$ and all code widths equal to one LSB.

Input Resistance—The effective series resistance from the analog input pin to the sample capacitor.

LSB—Least Significant Bit—The voltage corresponding to the full scale voltage divided by 2^n , where n is the number of bits of resolution of the converter. For an 8-bit converter with a reference voltage of 5.12V, one LSB is 20 mV. Note that this is different than digital LSBs since an uncertainty of two LSBs, when referring to an A/D converter, equals 40 mV. (This has been confused with an uncertainty of two digital bits, which would mean four counts, or 80 mV).

Monotonic—The property of successive approximation converters which guarantees that increasing input voltages produce adjacent codes of increasing value, and that decreasing input voltages produce adjacent codes of decreasing value.

No Missed Codes—For each and every output code, there exists a unique input voltage range which produces that code only.

Non-Linearity—The maximum deviation of code transitions of the terminal based characteristic from the corresponding code transitions of the ideal characteristic.

Off-Isolation—Attenuation of a voltage applied on a deselected channel of the A/D converter. (Also referred to as Crosstalk.)

Repeatability—The difference between corresponding code transitions from different actual characteristics taken from the same converter on the same channel at the same temperature, voltage and frequency conditions.

Resolution—The number of input voltage levels that the converter can unambiguously distinguish between. Also defines the number of useful bits of information which the converter can return.

Sample Delay—The delay from receiving the start conversion signal to when the sample window opens.

Sample Delay Uncertainty—The variation in the sample delay.

Sample Time—The time that the sample window is open.

Sample Time Uncertainty—The variation in the sample time.

Sample Window—Begins when the sample capacitor is attached to a selected channel and ends when the sample capacitor is disconnected from the selected channel.

Successive Approximation—An A/D conversion method which uses a binary search to arrive at the best digital representation of an analog input.

Temperature Coefficients—Change in the stated variable per degree centigrade temperature change. Temperature coefficients are added to the typical values of a specification to see the effect of temperature drift.

Terminal Based Characteristic—An actual characteristic which has been rotated and translated to remove zero offset and full scale error.

V_{CC} Rejection—Attenuation of noise on the V_{CC} line to the A/D converter.

Zero Offset—The difference between the expected and actual input voltage corresponding to the first code transition.

DATA SHEET REVISION SUMMARY

The following differences exist between this data sheet and the previous version (270869-003):

1. Merged 87C51GB Express (270889-001).
2. New order number 272337-001.

The following differences exist between the 270869-003 data sheet and the previous version (270869-002):

1. Changed data sheet status from "Advance Information" to "Preliminary" and updated associated notices.
2. Added 83C51GB throughout.
3. Added Package and Process Information.
4. Clarified ± 2 LSB accuracy for channels 0 and 1 in A/D Converter Section.
5. Added "ROM and EPROM Lock System" section and added 83C51GB to "Program Lock Bits" section.
6. Modified Signature Bytes Table.

The following differences exist between the 270869-002 data sheet and the previous version (270869-001):

1. Changed data sheet status from "Product Preview" to "Advance Information" and updated associated notices.
2. Asynchronous port reset was added to RESET pin description.
3. ALE disable paragraph was added to ALE pin description.
4. C₁, C₂ guidelines clarified in Figure 4.
5. Operating Conditions heading was added.
6. Maximum I_{OL} per I/O pin was added to Absolute Maximum Ratings.
7. VT₊, VT₋, V_{HYS}, V_{OL2}, and V_{TL} removed.
8. V_{OL} value for ALE included with V_{OL1}.
9. V_{IL1} and V_{IL2} added.
10. R_{REST} minimum changed from 40K to 50K. R_{REST} maximum changed from 225K to 300K.
11. I_{PD} maximum changed from 200 μ A to 50 μ A.
12. I_{DL} maximum changed from 15 mA to 18 mA.
13. Typical values for I_{PD}, I_{DL}, I_{CC}, and I_{REF} removed.
14. Note 3 (page 9) was reworded.
15. SEP AC Timings added.
16. A/D Absolute Error for Channels 0 and 1 changed to ± 2 LSB.
17. T_{CY} clarified.
18. Encryption array paragraph was added.
19. Corrected pin numbers on Figure 11 to reflect PLCC package.



AP-476

APPLICATION NOTE

How to Implement I²C Serial Communication Using Intel MCS-51 Microcontrollers

2

SABRINA D. QUARLES
APPLICATIONS ENGINEER

April 1993

How to Implement I²C Serial Communication Using Intel MCS-51 Microcontrollers

CONTENTS

PAGE

INTRODUCTION	2-149
I ² C-Bus System	2-149
I ² C Hardware Characteristics	2-149
I ² C Protocol Characteristics	2-150
MCS-51 Hardware Requirements	2-152
MCS-51 I ² C Software Emulation Modules	2-153

CONTENTS

PAGE

MCS-51 and I ² C-Bus Compatible IC's System Implementation	2-154
I ² C Software Emulation Performance ...	2-155
CONCLUSION	2-155
REFERENCES	2-155

INTRODUCTION

Did you know that you could implement I²C functionality using the Intel MCS-51 family of microcontrollers? The I²C-bus allows the designer to implement intelligent application-oriented control circuits without encountering numerous interfacing problems. This bus simplicity is maintained by being structured for economical, efficient and versatile serial communication. Proven I²C applications are currently being implemented in digital control/signal processing circuits for audio and video systems, DTMF generators for telephones with tone dialing and ACCESS.bus, a lower-cost alternative for the RS-232C interface used for connecting peripherals to a host computer.

This application note describes a software emulation implementation of the I²C-bus Master-Slave configuration using Intel MCS-51 microcontrollers. It is recommended that the reader become familiar with the Philips Semiconductors I²C-bus Specification and the Intel MCS-51 Architecture. However, it is possible to gain a basic understanding of the I²C-bus and the I²C emulation software from this application note.

I²C-Bus System

The Inter-Integrated Circuit Bus commonly known as the I²C-bus is a bi-directional two-wire serial communication standard. It is designed primarily for simple but efficient integrated circuit (IC) control. The system is comprised of two bus lines, SCL (Serial Clock) and SDA (Serial Data) that carry information between the ICs connected to them. Various communication configurations may be designed using this bus; however, this application note discusses only the Master-Slave system implementation.

Devices connected to the I²C-bus system can operate as Masters and Slaves. The Master device controls bus communications by initiating/terminating transfers, sending information and generating the I²C system clock. On the other hand, the Slave device waits to be addressed by the controlling Master. Upon being addressed, the Slave performs the specific function requested. An example of this configuration is a Master Controller sending display data to a LED Slave Receiver that would then output the requested display.

The configuration described above is the most common; however, at times the Slave can become a Transmitter and the Master a Receiver. For example, the Master may request information from an addressed Slave. This requires the Master to receive data from the Slave. It is important to understand that even during Master Receive/Slave Transmission, the generation of clock signals on the I²C bus is always the responsibility of the Master. As a result, all events on the bus must be synchronized with the Master's SCL clock line.

I²C Hardware Characteristics

Both SCL (Serial Clock) and SDA (Serial Data) are bi-directional lines that are connected to a positive supply voltage via pull-up resistors. Figure 1 displays a typical I²C-bus configuration. Devices connected to the bus require open-drain or open-collector output stage interfaces. As a result of these interfaces, the resistors pull both lines HIGH when the bus is free. The free state is defined as SDA and SCL HIGH when the bus is not in use.




Figure 1. I²C Master/Slave Bus System

One important bus characteristic enabled as a result of this hardware configuration is the wired-AND function. Similar to the logic AND truth table, when driven by connected ICs, I²C-bus lines will not indicate the HIGH state until all devices verify that they too have achieved the same HIGH state. An I²C-bus system relies on wired-AND functionality to maintain appropriate clock synchronization and to communicate effectively with extremely high and low speed devices. As a result, a relatively slow I²C device can extend the system clock until it is ready to accept more data.

I²C Protocol Characteristics

This section will explain a complete I²C data transfer emphasizing data validity, information types, byte formats, and acknowledgment. Figure 2-1 displays the typical I²C protocol data transfer frame. The important frame components are the START/STOP conditions, Slave Address, and Data with Acknowledgment. This frame structure remains constant except for the number of data bytes transferred and the transmission direction. It can be seen that all functionality except Acknowledgment is generated by the Master and current

transmitter. Figure 2-2 displays a more detailed representation focusing on specific timing sequences of control signals and data transfers.




Figure 2-1. I²C Protocol Data Transfer Frame

DATA VALIDITY

Figure 3 shows the bit transfer protocol that must be maintained on the I²C-bus. The data on the SDA line must be stable during the HIGH period of the SCL clock. The HIGH or LOW state of SDA can only change when the clock signal on the SCL is LOW. In addition, these bus lines must meet required setup, hold and rise/fall times prescribed in the timing section of the I²C protocol specifications.




Figure 2-2. A Complete I²C Data Transfer




Figure 3. Bit Transfer on the I²C-Bus

Control Signals

START and STOP conditions are used to signal the beginning and end of data communications. A Master generates a START condition (S) to obtain control of a free I²C-bus by forcing a HIGH to LOW transition on the SDA line while maintaining SCL in its HIGH state. This condition is generated during software emulation in the MASTER—CONTROLLER subroutine described in another section. Again, START conditions may be generated by a Master only when the I²C-bus is free. This free bus state exists only when no other Master devices have control of the bus (i.e. both SCL and SDA lines are pulled to their normal HIGH state).

Upon gaining control of the bus, the Master must transfer data across the system. After a complete data transfer, the Master must release the bus by generating a STOP (P) condition. The SEND_STOP subroutine described in a later section ends data communications by sending an I²C STOP.

Data Transfers

The Slave address and data being transferred across the bus must conform to specific byte formats. The only byte transmission requirement is that data must be transferred with its Most Significant Bit (MSB) first. However, the number of bytes that can be transmitted per transfer is unrestricted. For both Master Transmit/Receive, the MASTER_CONTROLLER subroutine described in a later section performs these functions.

From Figure 4, it can be seen that the Slave address is one byte made up of a unique 7-bit address followed by a Read or Write data direction indicator bit. The Least Significant Bit (LSB) data direction indicator, always determines the direction of the message and type of transfer being requested by the Master—either Slave

Receive or Slave Transmit. If the Master requests the Slave Receive functionality, the LSB of the addressed Slave would be set to "0" for Write. Therefore, the Master would Transmit or Write information to the selected Slave. On the other hand, if the Master was requesting the Slave Transmit functionality, the LSB would be set to "1" for Read. As a result, the Master would Receive or Read information from the Slave. SEND_DATA and RECV_DATA subroutines described later send and receive data bytes across the bus.





Figure 4. Slave Address Byte Format

Address Recognition

When an address is sent from the controlling Master, each device in a system compares the first 7 bits after the START condition with its predefined unique Slave address. If they match, the device considers itself addressed by the Master as either a Slave-Receiver or Slave-Transmitter, depending upon the data direction indicator. Due to the bus's serial configuration, only one device at a time may be addressed and communicated with at any given moment.

ACKNOWLEDGMENT

To ensure valid and reliable I²C-bus communication, an obligatory data transfer acknowledgment procedure was devised. Figure 5 displays how acknowledgment

Figure 5. Acknowledgement of the I²C-Bus

always affects the Master, Transmitter and Receiver. After every byte transfer, the Master must generate an acknowledge related clock pulse. In Figure 1, this clock pulse is indicated as the 9th bit and labeled "ACK". Following the 8th data bit transmission, the active Transmitter must immediately release the SDA line enabling it to float HIGH. To receive another data byte, the Receiver must verify successful receipt of the previous byte by generating an acknowledgment. An acknowledge condition is delivered when the Receiver drives SDA LOW so that it remains stable LOW during the HIGH period of the SCL ACK pulse. Conversely, a not acknowledge condition is delivered when the Receiver leaves SDA HIGH. Set-up and hold times must always be taken into account and maintained for valid communications. SEND_BYTE and RECV_BYTE subroutines described later evaluate and/or generate acknowledgment conditions.

MCS-51 Hardware Requirements

The I²C protocol requires open-drain device outputs to drive the bus. To satisfy this specification, Port 0 on the Intel MCS-51 device was chosen. By using open-drain Port 0, no additional hardware is required to successfully interface to the I²C-bus. However, since Port 0 is designated as the I²C interface, it can no longer be used to interface with External Program Memory. In order for a MCS-51 device to communicate in this environment, ASM51 software emulation modules were developed. This software can only execute out of Internal Memory. Port 0 is now configured for Input/Output functionality.

Figure 6 diagrams the necessary hardware connections of the development circuit. Internal Memory execution is accomplished by connecting the External Access (EA) DIP pin #31 to V_{CC}. The capacitor attached to RESET DIP pin #9 implements POWER ON RESET. While the capacitors and crystal attached to XTAL1&2 enable the on-chip oscillator, additional decoupling capacitors can be added to clean up any system noise. Additional MCS-51 information can be found in the 1992 Intel Embedded Microcontrollers and Processors Handbook Volume 1.




Figure 6. MCS-51 Hardware Requirements

The ASM51 software emulation modules described in this application note will occupy approximately 540 bytes of internal memory. The device's remaining memory may be programmed with user software. The following MCS-51 devices were tested for use in conjunction with the I²C emulation modules:

MCS-51 Devices	Crystal Speeds (MHz)	ROM/ EPROM Size	Register RAM
8751BH	12	4K	128 bytes
87C51	12, 16, 20	4K	128 bytes
87C51-FX Core	12, 16, 20, 24	4K	128 bytes
87C51FA	12, 16, 20, 24	8K	256 bytes
87C51FB	12, 16, 20, 24	16K	256 bytes
87C51FC	12, 16, 20, 24	32K	256 bytes

NOTE:

The Internal memory setup described above eliminates the option of using Port 0 to interface to External Memory. However, this requirement should pose no problem for the system designer due to the diverse MCS-51 product line with various memory sizes offered by Intel.

MCS-51 I²C Software Emulation Modules

When devices like the MCS-51 do not incorporate an on-chip I²C port, I²C functionality can be achieved through software emulation. The following software modules are based upon three distinct tasks: bus monitoring, time delays and bus control. Each task conforms to the I²C protocol as specified by Philips Semiconductors.

The software modules designed to implement I²C functionality are comprised of macros and subroutines, each independently developed, yet both networked to achieve a desired system function. For example, the use of macros was favored to implement certain timing delay loops. Macros are extremely flexible and can be changed to construct delays of varying lengths throughout the software. On the other hand, subroutines are verified routines that require no additional changes. To operate the bus at different frequencies, only the specific macros must be changed, not the predefined subroutines. The following ASM51 macros and subroutines are for Master-Slave system control:

Macro Names

DELAY_3_CYCLES

DELAY_4_CYCLES

DELAY_8_CYCLES

RELEASE_SCL_HIGH

Subroutine Names

MASTER_CONTROLLER

SEND_DATA

SEND_BYTE

SEND_MSG

RECV_DATA

RECV_BYTE

RECV_MSG

TRANSFER

SEND_STOP

Functions

Delay loop for X seconds where X = time per cycle * 3

Delay loop for X seconds where X = time per cycle * 4

Delay loop for X seconds where X = time per cycle * 8

Releases the SCL line HIGH and waits for any clock stretching requests from peripheral devices

Functions

Sends an I²C START condition and Slave Address during both a Master Transmit and Receive

Sends multiple data bytes during a Master Transmit

Sends one data byte line during a Master Transmit

Sends a message across the I²C bus using a predefined format

Receives multiple data bytes from an addressed Slave during a Master Receive

Receives one data byte during a Master Receive

Receives a message from the I²C bus using a predefined format

Copies EPROM programmed data into Register RAM

Send an I²C STOP condition during both a Master Transmit/Receive

These ASM51 modules are listed at the end of the application note in Appendix A.

MCS-51 and I²C-Bus Compatible IC's System Implementation

This section of the application note explains the Master/Slave system diagrammed in Figure 1. The Intel MCS-51 is the Master Controller communicating with two I²C Slave peripherals, the PCF8570 RAM chip and SAA1064 LED driver. Information related to communicating with these specific Slave devices can be found in the 1992 Philips I²C Peripherals for Microcontrollers Handbook.

The MCS-51 I²C Software Emulation Modules located in Appendix A are designed to demonstrate Master Controller functionality.

As described above, the Intel 51 Master Controller transmits data to the RAM device, receives it back and re-transmits it to the LED Slave driver. By using the SEND_MSG and RECV_MSG subroutines, both Master Transmit and Master Receive functionalities are demonstrated. Slave addresses used in these transfers are predefined values assigned by their manufacturer. These values can be found in their respective data books.

An I²C Master Transmission consists of the following steps:

1. Master polls the bus to see if free state exists
2. Master generates a START condition on the bus
3. Master broadcasts the Slave Address expecting an Acknowledge from the addressed Slave
4. Master transmits data bytes expecting acknowledgment status following each byte
5. Master generates a STOP condition and releases the bus

An I²C Master/Receive transaction consists of the exact same steps stated above EXCEPT:

4. Master receives data bytes sending an ACK to the Slave Transmitter after receipt of each byte. The Master signals receipt of the last data byte by responding with the NOT Acknowledge condition.

MASTER TRANSMIT/RECEIVE

Bus transmission and evaluation is achieved by a nested loop structure. SEND_DATA represents the outer loop which directs data transfers. The MASTER_CONTROLLER subroutine polls the bus to determine if any transactions are in progress. Error checking is performed at this level by evaluating the following status flags, BUS_FAULT and I²C_BUSY. Based upon this information, the Master will either abort the transmit procedure or attempt to send information. If bus control is granted as indicated

by cleared flags, the Master sends a START condition and the Slave address. On the other hand, if either flag is set, the transmit procedure is aborted.

SEND_BYTE, the inner control loop, is responsible for transmitting 8 bits of each byte as well as monitoring Slave acknowledgment status. Each bit transfer from I²C-bus lines checks for possible serial wait states. Wait states occur when slower devices need to communicate on the bus with faster devices. Due to the wired-AND bus function, a Receiver can hold the clock line SCL LOW forcing the Transmitter into this state. Data transfer may continue when the Receiver is ready for another byte of data as indicated by releasing the clock line SCL HIGH.

As stated in its section above, acknowledgment is required to continue sending data bytes across the bus. However, situations may arise when a Receiver can not receive another byte of data until it has performed some other function like servicing internal interrupts. If the Slave Receiver does not respond to a Master Transmitter data byte, not acknowledge could indicate that it is performing some real-time function that prevents it from responding to I²C-bus communications. This situation shows the flexibility and versatility of the bus.

The Master Receive process also utilizes the MASTER_CONTROLLER subroutine to gain control of the bus. When accepting data from the addressed Slave, in this case, RECV_DATA is the outer control loop. RECV_BYTE, the inner control loop, is responsible for receiving 8 bits of each byte as well as generating the Master's acknowledgment condition. Similar to transmission, successful receipt of each byte is confirmed by driving SDA LOW so that it remains stable LOW during the HIGH period of the SCL ACK pulse. Therefore, the Master still drives both SCL and SDA lines since control of the system clock is its responsibility.

In both types of communication, Transmit/Receive, temporary RAM registers, BIT_CNT, BYTE_CNT, SLV_ADDR, and storage buffers, XMT_DAT, RCV_DAT, ALT_XMT, are integral parts of most subroutines because they are used for implementing the I²C protocol. Proper delays are implemented using the DELAY_X_CYCLES (X = any integer) macros. They give the designer flexibility to devise time delays of any required length to satisfy system requirements. For example, to achieve the maximum bus speeds described in the next section, Delay_X_Cycle macros were adjusted.

Lastly, the TRANSFER subroutine is provided to allow predefined communication data programmed in the microcontrollers EPROM to be transferred into Register RAM internal to the 51 device. It achieves this

when used in conjunction with the SEND_MSG and RECV_MSG subroutines. However, when utilizing TRANSFER, the designer must conform their design to existing device Register RAM availability and to the following message format:

Slave Address, # of Bytes to be Transmitted/Received, Data Bytes (For Transmit Only)

The ASM-51 program demonstrating a complete Master Controller system is listed at the end of the application note in Appendix B. It writes the numeric data that represents the following display “_I2C” to an I2C compatible IC (PCF8570 RAM), reads the values back into a buffer and transmits this buffer out to the Philips I2C SAA1064 LED driver to display the sequence.

I2C Software Emulation Performance

As demonstrated above, the Intel MCS-51 product line can successfully implement the I2C Master Controller functionality while maintaining data integrity and reliable performance. The system outlined in Figure 1 was evaluated for maximum bus performance and adherence to all I2C-bus specifications. Performance characterization was conducted at various crystal speeds on all devices listed in the MCS-51 Hardware Requirements section of this application note.

When designing I2C software emulation systems, keep in mind that the designer has the flexibility to implement large frequency ranges up to the I2C-bus maximum. However, by making software changes to adjust bus frequencies, the newly modified program may no longer meet required specifications and desired reliability standards. Therefore, designers should first always take into consideration the bus performance level they want to reach. After deciding this, an appropriate crystal can be chosen to achieve that implementation speed. The table below gives a few examples of system performance for two of the MCS-51 devices:

MCS-51 Devices	Crystal Speed	I2C Bus Maximum Performance
8751BH	12 MHz	66.7 kHz
87C51 (FX-Core)	24 MHz	80.0 kHz

CONCLUSION

As a result of this evaluation, Intel MCS-51 microcontrollers can be successfully interfaced to an I2C-bus system as a Master controller. The interface communicates by ASM51 software emulation modules that have been tested on a wide array of I2C devices ranging from serial RAMS, Displays and a DTMF generators. No compatibility problems have been seen to date. Therefore, when considering the implementation of your next I2C-bus Master Controller serial communication system, you have the option of using the Intel MCS-51 Product Line.

REFERENCES

I2CBITS.ASM, G. Goodhue, Philips Semiconductors, August 1992.

The I2C-Bus and How to Use It (Including Specification), Philips Semiconductors, January 1992.

I2C Peripherals for Microcontrollers, Philips Semiconductors, 1992 Data Handbook.

OM1016 I2C Evaluation Board, E. Rodgers and G. Moss, Philips Components Applications Lab Auckland, New Zealand.

Programming the I2C Interface, Mitchell Kahn, Senior Engineer, Intel Corporation.

APPENDIX A

INTEL MCS-51 MASTER CONTROLLER MODULES

The following ASM51 software emulation modules are used to develop I2C-bus functionality with Intel MCS-51 microcontrollers. They are described in detail in FaxBACK document #2175 and BBS document AP476.ZIP.

Written By: Sabrina Quarles
Intel Corporation
EMD 8-Bit Applications Engineering Rev. 1.0

Date: December 1, 1992

SEND_STOP Subroutine

This program sends an I2C STOP condition to release the bus.

SEND_STOP:

```
CLR SDA_PIN
%RELEASE_SCL_HIGH
%DELAY_3_CYCLES
SETB SDA_PIN
```

```
CLR I2C_BUSY
RET
```

```
;Get SDA ready for stop.
;Set clock for stop.
;Delay.
;Send I2C STOP.
;Delay satisfied via software.
;Clear I2C busy status.
;Bus should now be released.
```

SEND_MSG Subroutine

This subroutine sends a message across the I2C bus using the information stored in the XMT_DAT Buffer in the following format:

Buffer @R0 = SlvAddr, # of Bytes to be Transferred, Data Bytes

MCS-51 Devices	Crystal Speed	I2C Bus Maximum Performance
8751BH	12 MHz	88.7 kHz
87C51 (FX Core)	24 MHz	177.4 kHz

272319-1


```
SLV_ADDR:
MOV SLV_ADDR, @R0      ;Initializes Slave Address.
INC R0                  ;Next address.
MOV BYTE_CNT, @R0      ;Initializes BYTE_CNT.
INC R0                  ;Next address.
ACALL SEND_DATA         ;Send Data.
RET                     ;Return from Subroutine.
```

MASTER CONTROLLER Subroutine

This subroutine sends an I2C START condition and Slave Address to begin I2C communications.

SDA = Receive/Transmit Data
SCL = Generate/Control Clock Line

SLV_ADDR = Slave Address

Verification

Issues before MASTER TRANSMIT

* No Bus Fault = Bus Not Busy = SCL & SDA HIGH

Issues during MASTER TRANSMIT

* ACK Received after every Byte Transmission

SUBROUTINES Used

SEND_BYTE

MASTER_CONTROLLER:

```
SETB I2C_BUSY           ;Indicate that I2C frame is in progress.
CLR NO_ACK               ;Clear error status flags.
CLR BUS_FAULT            ;Check for bus clear.
JNB SCL_PIN, FAULT
JNB SDA_PIN, FAULT
CLR SDA_PIN              ;Begin I2C start.
%DELAY_3_CYCLES          ;Delay.
CLR SCL_PIN              ;Complete I2C START.
%DELAY_3_CYCLES          ;Delay.
MOV A, SLV_ADDR           ;Get slave address.
ACALL SEND_BYTE          ;Send slave address.
RET
```

FAULT:

```
SETB BUS_FAULT          ;Set fault status.
RET                     ; and return.
```

```

;-----
; MASTER TRANSMIT ~ SEND_BYTE Subroutine
;

```

```

; This subroutine sends 1 byte of information located in the ACCumulator
; ACC = Byte to be Transmitted
;

```

```

; Verification Issues
;

```

```

; * ACK Received after transmission of Byte
;-----

```

```

SEND_BYTE:

```

```

    MOV    BIT_CNT, #8                ;Set bit count value.

```

```

SB_LOOP:

```

```

    RLC    A                        ;Send one data bit.
    MOV    SDA_PIN, C              ;Put data bit on pin.
    %RELEASE_SCL_HIGH              ;Drive SCL HIGH.
    %DELAY_3_CYCLES                ;Delay.

```

```

    CLR    SCL_PIN                  ;Clear SCL.
    %DELAY_3_CYCLES                ;Delay.
    DJNZ   BIT_CNT, SB_LOOP         ;Repeat until all bits sent.

```

```

    SETB   SDA_PIN                  ;Release data line for acknowledge.
    %RELEASE_SCL_HIGH              ;Send clock for acknowledge.
    %DELAY_4_CYCLES                ;Delay.
    JNB    SDA_PIN, SB_EX           ;Check for valid acknowledge bit.
    SETB   NO_ACK                   ;Set status for no acknowledge.

```

```

SB_EX:

```

```

    CLR    SCL_PIN                  ;Finish acknowledge bit.
    %DELAY_3_CYCLES                ;Delay.
    RET                                ;Return.
;-----

```

```

;-----
; MASTER TRANSMIT ~ SEND DATA Subroutine
;

```

```

; This subroutine transmits multiple data bytes over the SDA line.
; The following locations must be initialized before the transmission.
;

```

```

; BYTE_CNTR = # of bytes to be transmitted
; SLV_ADDR  = Slave Address
; @R0       = Data to be Transmitted
;             ~ includes any additional subaddresses, control, etc
;             specific to certain devices
;

```

```

; SUBROUTINES Used
;

```

```

; MASTER_XMIT
; SEND_BYTE
; SEND_BYTE
;-----

```

```
SEND_DATA:
    ACALL MASTER_CONTROLLER    ;Acquire bus and send slave address.
    JB NO_ACK,SDEX             ;Check for slave not responding.
SD_LOOP:
    MOV A,@R0                  ;Get data byte from buffer.
    ACALL SEND_BYTE            ;Send next data byte.
    INC R0                     ;Advance buffer pointer.
    JB NO_ACK,SDEX             ;Check for slave not responding.
    DJNZ BYTE_CNT,SD_LOOP      ;All bytes sent?
```

```
SDEX:
    ACALL SEND_STOP            ;Done, send an I2C stop.
    RET                        ;Return.
```

TRANSFER Subroutine

This subroutine copies data from the EPROM referenced by DPTR into a Buffer referenced by R1.

DPTR = String stored into EPROM
R1 = Buffer in which data shall be stored

```
TRANSFER:
    CLR A                      ;Clears ACC.

    MOVC A,@A+DPTR             ;Moves contents of DPTR into A.
    MOV @R1,A                  ;Copies A into Buffer.
    INC R1                     ;Next address.
    INC DPTR                   ;Next location.
    CLR A                      ;Clears ACC.

    MOVC A,@A+DPTR             ;Moves contents of DPTR into A.
    MOV @R1,A                  ;Copies A into Buffer.
    MOV R0,A                   ;Copies A into R0 (# of bytes).
    INC R1                     ;Next address.
    INC DPTR                   ;Next location.
    CLR A                      ;Clears A.
```

```
NEXT:
    MOVC A,@A+DPTR             ;Moves contents of DPTR into A.
    DEC R0                     ;Decrease # of remaining bytes.
    MOV @R1,A                  ;Copies A into Buffer.
    INC R1                     ;Next address.
    INC DPTR                   ;Next location.
    CLR A                      ;Clears A.
    CJNE R0,#0,NEXT            ;Compare # of bytes remaining.
    RET                        ;If all bytes copied, return.
```

272319-4

----- RCV_MSG Subroutine

This subroutine receives a message from the I2C bus using SLV_ADDR and BYTE_CNT as indicators as to what Slave will be sending info and how many bytes to expect to receive, and places the data into the RCV_DAT buffer. The RCV_DAT Buffer is configured to receive a max. 8 bytes.

RCV_MSG:

```
MOV SLV_ADDR, @R1      ;Moves SLV_ADDR from Buffer R0 points to.
INC R1                 ;Next buffer location.
MOV BYTE_CNT, @R1      ;Moves BYTE_CNT value into memory location.
ACALL RCV_DATA         ;Calls RCV_DATA Subroutine.
RET                   ;Returns from Receive Msg subroutine.
```

----- MASTER RECEIVE ~ RECEIVE BYTE Subroutine

This subroutine receives a byte from an addressed I2C slave device and places into the ACC register.

ACC = Data Byte Received

RCV_BYTE:

```
MOV BIT_CNT, #8      ;Set bit count.
```

RB_LOOP:

```
%RELEASE_SCL_HIGH      ;Read one data bit.
%DELAY_3_CYCLES        ;Delay.
MOV C, SDA_PIN          ;Get data bit from pin.
RLC A                   ;Rotate bit into result byte.
CLR SCL_PIN             ;Clear SCL pin.
%DELAY_3_CYCLES        ;Delay.
DJNZ BIT_CNT, RB_LOOP  ;Repeat until all bits received.
```

```
PUSH ACC               ;Save accumulator.
MOV A, BYTE_CNT        ;Copies byte count into A.
CJNE A, #1, RB_ACK     ;Check for last byte of frame.
SETB SDA_PIN           ;Send no acknowledge on last byte.
SJMP RB_ACLK           ;No ACK on last byte; jump to RB_ACLK.
```

RB_ACK:

```
CLR SDA_PIN           ;Send acknowledge bit.
```

RB_ACLK:

```
%RELEASE_SCL_HIGH      ;Send acknowledge clock.
POP ACC                ;Restore accumulator.
%DELAY_3_CYCLES        ;Delay.
CLR SCL_PIN           ;Clear SCL pin.
SETB SDA_PIN          ;Clear acknowledge bit.
%DELAY_4_CYCLES        ;Delay.
RET                   ;Return from RCV_BYTE.
```

272319-5

MASTER RECEIVE ~ RECEIVE DATA BYTES Subroutine

This subroutine receives multiple data bytes from an addressed I2C slave device into the buffer pointed to by R0.

BYTE_CNT = # of bytes to be received
SLV_ADDR = Slave address

@R0 = location of received data

SUBROUTINES Used
MASTER_XMIT
RCV_BYTE

Note: To receive with a subaddress, use SEND_DATA to set the subaddress first (no provision for repeated start).

RCV_DATA:

INC SLV_ADDR ;Set for READ of slave.
ACALL MASTER_CONTROLLER ;Acquire bus and send slave address.
JB NO_ACK,RDEX ;Check for slave not responding.

RDLoop:

ACALL RCV_BYTE ;Recieve next data byte.
MOV @R0,A ;Save data byte in buffer.
INC R0 ;Advance buffer pointer.
DJNZ BYTE_CNT,RDLoop ;Repeat untill all bytes received.

RDEX:

ACALL SEND_STOP ;Done, send an I2C stop.
RET ;Return from RCV_DATA Subroutine.

INTEL CORPORATION

I2C MACROS

These macros are to be used in conjunction with the I2CDEMO.ASM ASM51 program that implements the I2C Master Controller functionality.

Written By: Sabrina Quarles
Intel Corporation
EMD 8-Bit Applications Engineering Rev. 1.0

Date: December 1, 1992

```

NOP
NOP
(

```

```

%*DEFINE(Delay_3_Cycles)(

```

```

NOP
NOP
NOP
(

```

```

%*DEFINE(Delay_4_Cycles)(

```

```

NOP
NOP
NOP
NOP
(

```

```

%*DEFINE(Delay_5_Cycles)(

```

```

NOP
NOP
NOP
NOP
NOP
(

```

```

%*DEFINE(Delay_6_Cycles)(

```

```

NOP
NOP
NOP
NOP
NOP
NOP
(

```

```

%*DEFINE(Delay_7_Cycles)(

```

```

NOP
NOP
NOP
NOP
NOP
NOP
NOP
(

```

NOP
 NOP
 NOP
 NOP
 NOP
 NOP
 NOP
 NOP
)

APPENDIX B

INTEL MCS-21 MASTER CONTROLLER MODULE
 INTEL MCS-21 MASTER CONTROLLER MODULE

```

%*DEFINE(Relase_SCL_High)(
  SETB  SCL_Pin
  JNB   SCL_Pin, $
)
  
```

272319-24

2

Note: ASM21 master file MACHIO.PDF is referenced in use with this program.

Written By: *James G. Grier*
 Intel Corporation
 BMD 8-Bit Applications Engineering
 December 21, 1982
 Rev 1.0

DEFINITIONS

I2C Pin: Address of compatible device on I2C Bus Board
 I2C RAM: EQU 0ABH
 I2C IO: EQU 4BH
 I2C LED: EQU 7BH

RAM DATA STORAGE BUFFERS

BIT CNT	DATA	8H	Bit counter for I2C routine.
BYTE CNT	DATA	9H	Byte counter for I2C routine.
SLV_ADDR	DATA	6AH	Slave address for I2C routine.
XMT_DAT	DATA	0FH	I2C transmit buffer, 15 bytes max.
RCV_DAT	DATA	1BH	I2C receive buffer, 8 bytes max.
ALT_XMT	DATA	2BH	Alternate I2C transmit buffer, 8 bytes max.
FLAG2	DATA	3BH	Location for bit flag.
NO_ACK	BIT	FLAG2.0	I2C no acknowledge flag.
BUS_FAULT	BIT	FLAG2.1	I2C bus fault flag.
I2C_BUSY	BIT	FLAG2.2	I2C busy flag.

022319-8

APPENDIX B

```
$TITLE(INTEL_I2C_SOFTWARE_EMULATION_MASTER_CONTROLLER)
$INCLUDE(A:MACRO.PDF)
```

INTEL MCS-51 MASTER CONTROLLER MODULE

This ASM51 program demonstrates I2C Bus communication between the Intel MCS-51 product line and I2C compatible ICs located on the Philips OM1016 I2C Evaluation Board.

This program writes the numeric data that represents the following display "_I2C" to an I2C compatible IC (PCF8570 RAM), reads the values back into a buffer and transmits this buffer out to the Philips I2C SAA1064 LED driver to display the sequence.

Note: ASM51 macro file MACRO.PDF is referenced for use with this program.

Written By: Sabrina Quarles
Intel Corporation
EMD 8-Bit Applications Engineering
Date: December 21, 1992

DEFINITIONS

```

; ~~~~~ I2C Philips Address of compatible devices on I2C Eval Board ~~~~~

```

I2C_RAM	EQU	0AEh	;Slave address for PCF8570 RAM chip.
I2C_IO	EQU	4Eh	;Slave address for PCF8574 I/O expander.
I2C_LED	EQU	76h	;Slave address for SAA1064 LED driver.

RAM DATA STORAGE BUFFERS

BIT_CNT	DATA	8h	;Bit counter for I2C routines.
BYTE_CNT	DATA	9h	;Byte counter for I2C routines.
SLV_ADDR	DATA	0Ah	;Slave address for I2C routines.
XMT_DAT	DATA	0Ch	;I2C transmit buffer, 12 bytes max.
RCV_DAT	DATA	18h	;I2C receive buffer, 8 bytes max.
ALT_XMT	DATA	20h	;Alternate I2C transmit buffer, 8 bytes max.
FLAGS	DATA	28h	;Location for bit flags.
NO_ACK	BIT	FLAGS.0	;I2C no acknowledge flag.
BUS_FAULT	BIT	FLAGS.1	;I2C bus fault flag.
I2C_BUSY	BIT	FLAGS.2	;I2C busy flag.


```

;----- I2C DECLATIONS ON PORT 0 -----
SINK      BIT    P0.0      ;Sink pin for oscscope triggering.
SCL_PIN   BIT    P0.6      ;I2C serial clock line.
SDA_PIN   BIT    P0.7      ;I2C serial data line.

```

```

;----- RESET -----
ORG 0
AJMP I2C_RESET

```

```

;----- SUBROUTINES -----

```

```

ORG 30h

```

```

;----- SEND STOP Subroutine -----
;
; This program sends an I2C STOP condition to release the bus.
;

```

```

SEND_STOP:
    CLR  SDA_PIN      ;Get SDA ready for stop.
    %RELEASE_SCL_HIGH ;Set clock for stop.
    %DELAY_3_CYCLES   ;Delay.
    SETB SDA_PIN      ;Send I2C STOP.
                    ;Delay satisfied via software.
    CLR  I2C_BUSY      ;Clear I2C busy status.
    RET               ;Bus should now be released.

```

```

;----- SEND_MSG Subroutine -----
;
; This subroutine sends a message across the I2C bus using the
; information stored in the XMT_DAT Buffer in the following format:
;
; Buffer @R0 = SlvAddr, # of Bytes to be Transferred, Data Bytes
;

```

SEND_MSB.

```

MOV SLV_ADDR, @R0      ;Initializes Slave Address.
INC R0                  ;Next address.
MOV BYTE_CNT, @R0      ;Initializes BYTE_CNT.
INC R0                  ;Next address.
ACALL SEND_DATA         ;Send Data.
RET                     ;Return from Subroutine.

```

MASTER CONTROLLER Subroutine

This subroutine sends an I2C START condition and Slave Address to begin I2C communications.

```

SDA = Receive/Transmit Data
SCL = Generate/Control Clock Line

```

SLV_ADDR = Slave Address

Verification

Issues before MASTER TRANSMIT

* No Bus Fault = Bus Not Busy = SCL & SDA HIGH

Issues during MASTER TRANSMIT

* ACK Received after every Byte Transmission

SUBROUTINES Used

SEND_BYTE

MASTER_CONTROLLER:

```

SETB I2C_BUSY           ;Indicate that I2C frame is in progress.
CLR NO_ACK              ;Clear error status flags.
CLR BUS_FAULT
JNB SCL_PIN, FAULT      ;Check for bus clear.
JNB SDA_PIN, FAULT
CLR SDA_PIN             ;Begin I2C start.
%DELAY_3_CYCLES         ;Delay.
CLR SCL_PIN             ;Complete I2C START.
%DELAY_3_CYCLES         ;Delay.
MOV A, SLV_ADDR          ;Get slave address.
ACALL SEND_BYTE         ;Send slave address.
RET

```

FAULT:

```

SETB BUS_FAULT          ;Set fault status.
RET                     ; and return.

```

272319-10

MASTER TRANSMIT SEND_BYTE Subroutine

This subroutine sends 1 byte of information located in the ACCumulator

ACC = Byte to be Transmitted

Verification Issues

* ACK Received after transmission of Byte

SEND_BYTE:

MOV BIT_CNT, #8 ;Set bit count value.

SB_LOOP:

RLC A ;Send one data bit.
 MOV SDA_PIN, C ;Put data bit on pin.
 %RELEASE_SCL_HIGH ;Drive SCL HIGH.
 %DELAY_3_CYCLES ;Delay.
 CLR SCL_PIN ;Clear SCL.
 %DELAY_3_CYCLES ;Delay.
 DJNZ BIT_CNT, SB_LOOP ;Repeat until all bits sent.

SETB SDA_PIN ;Release data line for acknowledge.
 %RELEASE_SCL_HIGH ;Send clock for acknowledge.
 %DELAY_4_CYCLES ;Delay.
 JNB SDA_PIN, SB_EX ;Check for valid acknowledge bit.
 SETB NO_ACK ;Set status for no acknowledge.

SB_EX:

CLR SCL_PIN ;Finish acknowledge bit.
 %DELAY_3_CYCLES ;Delay.
 RET ;Return.

MASTER TRANSMIT ~ SEND DATA Subroutine

This subroutine transmits multiple data bytes over the SDA line.

The following locations must be initialized before the transmission.

BYTE_CNTR = # of bytes to be transmitted
 SLV_ADDR = Slave Address
 @R0 = Data to be Transmitted
 ~ includes any additional subaddresses, control, etc
 specific to certain devices

SUBROUTINES Used

MASTER_XMIT
 SEND_BYTE
 SEND_BYTE

```

SEND_DATA:
    ACALL MASTER_CONTROLLER    ;Acquire bus and send slave address.
    JB NO_ACK,SDEX             ;Check for slave not responding.

SD_LOOP:
    MOV A, @R0                 ;Get data byte from buffer.
    ACALL SEND_BYTE            ;Send next data byte.
    INC R0                     ;Advance buffer pointer.
    JB NO_ACK,SDEX             ;Check for slave not responding.
    DJNZ BYTE_CNT, SD_LOOP     ;All bytes sent?

```

```

SDEX:
    ACALL SEND_STOP            ;Done, send an I2C stop.
    RET                        ;Return.

```

TRANSFER Subroutine

This subroutine copies data from the EPROM referenced by DPTR into a Buffer referenced by R1.

DPTR = String stored into EPROM
R1 = Buffer in which data shall be stored

TRANSFER:

```

CLR A                          ;Clears ACC.

MOVC A, @A+DPTR                ;Moves contents of DPTR into A.
MOV @R1, A                     ;Copies A into Buffer.
INC R1                         ;Next address.
INC DPTR                       ;Next location.
CLR A                          ;Clears ACC.

MOVC A, @A+DPTR                ;Moves contents of DPTR into A.
MOV @R1, A                     ;Copies A into Buffer.
MOV R0, A                      ;Copies A into R0 (# of bytes).
INC R1                         ;Next address.
INC DPTR                       ;Next location.
CLR A                          ;Clears A.

```

NEXT:

```

MOVC A, @A+DPTR                ;Moves contents of DPTR into A.
DEC R0                         ;Decrease # of remaining bytes.
MOV @R1, A                     ;Copies A into Buffer.
INC R1                         ;Next address.
INC DPTR                       ;Next location.
CLR A                          ;Clears A.
CJNE R0, #0, NEXT              ;Compare # of bytes remaining.
RET                             ;If all bytes copied, return.

```

272319-12

RECV_MSG Subroutine

This subroutine receives a message from the I2C bus using SLV_ADDR and BYTE_CNT as indicators as to what Slave will be sending info and how many bytes to expect to receive, and places the data into the RCV_DAT buffer. The RCV_DAT Buffer is configured to receive a max. 8 bytes.

RECV_MSG:

```
MOV SLV_ADDR, @R1      ;Moves SLV_ADDR from Buffer R0 points to.
INC R1                 ;Next buffer location.
MOV BYTE_CNT, @R1      ;Moves BYTE_CNT value into memory location.
ACALL RCV_DATA          ;Calls RCV_DATA Subroutine.
RET                    ;Returns from Receive Msg subroutine.
```

MASTER RECEIVE ~ RECEIVE BYTE Subroutine

This subroutine receives a byte from an addressed I2C slave device and places into the ACC register.

ACC = Data Byte Received

RECV_BYTE:

```
MOV BIT_CNT, #8        ;Set bit count.
```

RB_LOOP:

```
%RELEASE_SCL_HIGH      ;Read one data bit.
%DELAY_3_CYCLES        ;Delay.
MOV C, SDA_PIN          ;Get data bit from pin.
RLC A                   ;Rotate bit into result byte.
CLR SCL_PIN             ;Clear SCL pin.
%DELAY_3_CYCLES        ;Delay.
DJNZ BIT_CNT, RB_LOOP   ;Repeat until all bits received.
```

```
PUSH ACC                ;Save accumulator.
MOV A, BYTE_CNT         ;Copies byte count into A.
CJNE A, #1, RB_ACK      ;Check for last byte of frame.
SETB SDA_PIN            ;Send no acknowledge on last byte.
SJMP RB_ACLK            ;No ACK on last byte; jump to RB_ACLK.
```

RB_ACK:

```
CLR SDA_PIN             ;Send acknowledge bit.
```

RB_ACLK:

```
%RELEASE_SCL_HIGH      ;Send acknowledge clock.
POP ACC                 ;Restore accumulator.
%DELAY_3_CYCLES        ;Delay.
CLR SCL_PIN             ;Clear SCL pin.
SETB SDA_PIN            ;Clear acknowledge bit.
%DELAY_4_CYCLES        ;Delay.
RET                    ;Return from RECV_BYTE.
```

MASTER RECEIVE ~ RECEIVE DATA BYTES Subroutine

This subroutine receives multiple data bytes from an addressed I2C slave device into the buffer pointed to by R0.

BYTE_CNT = # of bytes to be received

SLV_ADDR = Slave address

@R0 = location of received data

SUBROUTINES Used

MASTER_XMIT

RCV_BYTE

Note: To receive with a subaddress, use SEND_DATA to set the subaddress first (no provision for repeated start).

RCV_DATA:

```
INC SLV_ADDR           ;Set for READ of slave.
ACALL MASTER_CONTROLLER ;Acquire bus and send slave address.
JB  NO_ACK,RDEX        ;Check for slave not responding.
```

RDLoop:

```
ACALL RCV_BYTE         ;Recieve next data byte.
MOV  @R0,A             ;Save data byte in buffer.
INC  R0                ;Advance buffer pointer.
DJNZ BYTE_CNT,RDLoop   ;Repeat untill all bytes received.
```

RDEX:

```
ACALL SEND_STOP        ;Done, send an I2C stop.
RET                    ;Return from RCV_DATA Subroutine.
```

Main Program

I2C_RESET:

```
MOV  SP,#2Fh          ;Set stack to start at 30h.

MOV  DPTR,#RAM_LED    ;Points to RAM_LED string.
MOV  R1,#XMT_DAT       ;Points to the XMT_DAT Buffer.
ACALL TRANSFER         ;Transfers RAM_LED into XMT_DAT.

MOV  DPTR,#RAM_SLC     ;Points to RAM_SLC string to select. RAM.
MOV  R1,#ALT_XMT       ;Buffer to transfer string to.
ACALL TRANSFER         ;Transfer RAM_SLC into ALT_XMT.
```

TEST_LOOP:

```

CLR    SINK                      ;Trigger point for oscopo.
SETB   SINK

MOV R0, #XMT_DAT                 ;Points to XMT_DAT Buffer.
ACALL SEND_MSG                   ;Calls SEND_MSG Subroutine.
                                      ;Writes Data to I2C RAM.
                                      ;(1 Subaddr + 8 data bytes).

MOV R0, #ALT_XMT                 ;Points to ALT_XMT Buffer.
ACALL SEND_MSG                   ;Calls SEND_MSG Subroutine.
                                      ;Writes Subaddress to Select RAM

MOV R0, #RCV_DAT                 ;Points to RECEIVE Buffer.
MOV R1, #XMT_DAT                 ;Points to XMTDAT Buffer.
ACALL RECV_MSG                   ;Calls RECV_MSG Subroutine.
                                      ;Receives data from I2C RAM into
                                      ;Intel MCS-51 Device.

MOV R0, #RCV_DAT                 ;Points to RECEIVE Buffer.
ACALL SEND_MSG                   ;Calls SEND_MSG Subroutine.
                                      ;Transfers RCV_DAT Buffer to LED.
                                      ;(info encoded into string).

AJMP   TEST_LOOP                 ;Repeat operation for oscopo monitoring.

```

----- I2C STRINGS -----

```

RAM_SLC:  DB    I2C_RAM, 1, 0
RAM_LED:  DB    I2C_RAM, 9, 0, I2C_LED, 6, 0, 37H, 0H, 48H, 3EH, 35H
          END

```

272319-15

\$TITLE(I2C MACROS FOR THE 80C51)

INTEL CORPORATION

I2C MACROS

These macros are to be used in conjunction with the I2CDEMO.ASM

ASM51 program that implements the I2C Master Controller functionality.

Written By: Sabrina Quarles
Intel Corporation
EMD 8-Bit Applications Engineering

Rev. 1.0

Date: December 1, 1992

```
%*DEFINE(Delay_2_Cycles)(
```

NOP

NOP

)

```
%*DEFINE(Delay_3_Cycles)(
```

NOP

NOP

NOP

)

```
%*DEFINE(Delay 4 Cycles)(
```

NOP

NOP

NOP

NOP

)

```
%*DEFINE(Delay_5_Cycles)(
```

NOP

NOP

NOP

NOP

NOP

)

```
%*DEFINE(Delay_6_Cycles)(
```

NOP

NOP

NOP

NOP

NOP

NOP

1

272319-16


```

%*DEFINE(Delay_7_Cycles)(

```

```

    NOP
    NOP
    NOP
    NOP
    NOP
    NOP
    NOP
    )

```

```

%*DEFINE(Delay_8_Cycles)(

```

```

    NOP
    NOP
    NOP
    NOP
    NOP
    NOP
    NOP
    NOP
    )

```

```

%*DEFINE(Release_SCL_High)(

```

```

    SETB  SCL_Pin
    JNB   SCL_Pin, $
    )

```

272319-17

8XC152JX Data Sheet

3

3

UNIVERSAL COMMUNICATION CONTROLLER 8-BIT MICROCONTROLLER

■ 8K Factory Mask Programmable ROM Available


- Superset of 80C51 Architecture
- Multi-Protocol Serial Communication I/O Port (2.048 Mbps/2.4 Mbps Max)
 - SDLC/HDLC Only
 - CSMA/CD and SDLC/HDLC
 - User Definable Protocols
- Full Duplex/Half Duplex
- MCS®-51 Compatible UART
- 16.5 MHz Maximum Clock Frequency
- Multiple Power Conservation Modes
- 64KB Program Memory Addressing
- 64KB Data Memory Addressing
- 256 Bytes On-Chip RAM
- Dual On-Chip DMA Channels
- Hold/Hold Acknowledge
- Two General Purpose Timer/Counters
- 5 or 7 I/O Ports
- 56 Special Function Registers
- 11 Interrupt Sources
- Available in 48 Pin Dual-in-Line Package and 68 Pin Surface Mount PLCC Package

(See Packaging Spec. Order #231369)

3

The 80C152, which is based on the MCS®-51 CPU, is a highly integrated single-chip 8-bit microcontroller designed for cost-sensitive, high-speed, serial communications. It is well suited for implementing Integrated Services Digital Networks (ISDN), emerging Local Area Networks, and user defined serial backplane applications. In addition to the multi-protocol communication capability, the 80C152 offers traditional microcontroller features for peripheral I/O interface and control.

Silicon implementations are much more cost effective than multi-wire cables found in board level parallel-to-serial and serial-to-parallel converters. The 83C152 contains, in silicon, all the features needed for the serial-to-parallel conversion. Other 83C152 benefits include: 1) better noise immunity through differential signaling or fiber optic connections, 2) data integrity utilizing the standard, designed in CRC checks, and 3) better modularity of hardware and software designs. All of these—cost, network parameter and real estate improvements—apply to 83C152 serial links between boards or systems and 83C152 serial links on a single board.






Figure 1. Connection Diagrams




Figure 2. Block Diagram

ROMless Version	CSMA/CD and HDLC/SDLC	HDLC/SDLC Only	ROM Version Available	PLCC and DIP	PLCC Only	2 V _{IO} Ports	1 V _{IO} Ports
80C152JA	*	*	* (80C152JA)	*	*	*	*
80C152JB	*	*	*	*	*	*	*
80C152JC	*	*	* (80C152JC)	*	*	*	*
80C152JD	*	*	*	*	*	*	*

NOTES:
 * = options available
 0 standard frequency range 3.3 MHz to 15 MHz
 1 1" frequency range 3.3 MHz to 10.5 MHz

80C152JB/JD General Description

The 80C152JB/JD is a ROMless extension of the 80C152 Universal Communication controller. The 80C152JB has the same five 8-bit I/O ports of the 80C152, plus an additional two 8-bit I/O ports, Port 5 and Port 6. The 80C152JB/JD also has two additional control pins, EBEN (EPROM Bus ENable), and EPSEN (EPROM bus Program Store ENable).

EBEN selects the functionality of Port 5 and Port 6. When EBEN is low, these ports are strictly I/O, similar to Port 4. The SFR location for Port 5 is 91H and Port 6 is 0A1H. This means Port 5 and Port 6 are not bit addressable. With EBEN low, all program memory fetches take place via Port 0 and Port 2. (The 80C152 is a ROMless only product). When EBEN is high, Port 5 and Port 6 form an address/data bus called the E-Bus (EPROM-Bus) for program memory operations.

EPSEN is used in conjunction with Port 5 and Port 6 program memory operations. EPSEN functions like PSEN during program memory operation, but supports Port 5 and Port 6. EPSEN is the read strobe to external program memory for Port 5 and Port 6. EPSEN is activated twice during each machine cycle unless an external data memory operation occurs on Port(s) 0 and Port 2. When external data memory is accessed the second activation of EPSEN is skipped, which is the same as when using PSEN. Note that data memory fetches cannot be made through Ports 5 and 6.

When EBEN is high and EA is low, all program memory operations take place via Ports 5 and 6. The high byte of the address goes out on Port 6, and the low byte is output on Port 5. ALE is still used to latch the address on Port 5. Next, the op code is read on Port 5. The timing is the same as when using Ports 0 and 2 for external program memory operations.

Table 1. Program Memory Fetches

EBEN	EA	Program Fetch via	PSEN	EPSEN	Comments
0	0	P0, P2	Active	Inactive	Addresses 0-0FFFFH
0	1	N/A	N/A	N/A	Invalid Combination
1	0	P5, P6	Inactive	Active	Addresses 0-0FFFFH
1	1	P5, P6 P0, P2	Inactive Active	Active Inactive	Addresses 0-1FFFFH Addresses ≥ 2000H

Table 2. 8XC152 Product Differences

ROMless Version	CSMA/CD and HDLC/SDLC	HDLC/SDLC Only	ROM Version Available	PLCC and DIP	PLCC Only	5 I/O Ports	7 I/O Ports
80C152JA	*		*(83C152JA)	*		*	
80C152JB	*				*		*
80C152JC		*	*(83C152JC)	*		*	
80C152JD		*			*		*

NOTES:

* = options available

0 standard frequency range 3.5 MHz to 12 MHz

0 "–1" frequency range 3.5 MHz to 16.5 MHz

Pin #		Pin Description																											
DIP	PLCC(1)																												
48	2	V_{CC} —Supply voltage.																											
24	3,33(2)	V_{SS} —Circuit ground.																											
18-21, 25-28	27-30, 34-37	<p>Port 0—Port 0 is an 8-bit open drain bidirectional I/O port. As an output port each pin can sink 8 LS TTL inputs. Port 0 pins that have 1s written to them float, and in that state can be used as high-impedance inputs.</p> <p>Port 0 is also the multiplexed low-order address and data bus during accesses to external program memory if EBEN is pulled low. During accesses to external Data Memory, Port 0 always emits the low-order address byte and serves as the multiplexed data bus. In these applications it uses strong internal pullups when emitting 1s.</p> <p>Port 0 also outputs the code bytes during program verification. External pullups are required during program verification.</p>																											
1-8	4-11	<p>Port 1—Port 1 is an 8-bit bidirectional I/O port with internal pullups. Port 1 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I_{IL}, on the data sheet) because of the internal pullups.</p> <p>Port 1 also serves the functions of various special features of the 8XC152, as listed below:</p> <table> <tr> <th>Pin</th><th>Name</th><th>Alternate Function</th></tr> <tr> <td>P1.0</td><td>GRXD</td><td>GSC data input pin</td></tr> <tr> <td>P1.1</td><td>GTxD</td><td>GSC data output pin</td></tr> <tr> <td>P1.2</td><td>DEN</td><td>GSC enable signal for an external driver</td></tr> <tr> <td>P1.3</td><td>TXC</td><td>GSC input pin for external transmit clock</td></tr> <tr> <td>P1.4</td><td>RXC</td><td>GSC input pin for external receive clock</td></tr> <tr> <td>P1.5</td><td>HLD</td><td>DMA hold input/output</td></tr> <tr> <td>P1.6</td><td>HLDA</td><td>DMA hold acknowledge input/output</td></tr> </table>	Pin	Name	Alternate Function	P1.0	GRXD	GSC data input pin	P1.1	GTxD	GSC data output pin	P1.2	DEN	GSC enable signal for an external driver	P1.3	TXC	GSC input pin for external transmit clock	P1.4	RXC	GSC input pin for external receive clock	P1.5	HLD	DMA hold input/output	P1.6	HLDA	DMA hold acknowledge input/output			
Pin	Name	Alternate Function																											
P1.0	GRXD	GSC data input pin																											
P1.1	GTxD	GSC data output pin																											
P1.2	DEN	GSC enable signal for an external driver																											
P1.3	TXC	GSC input pin for external transmit clock																											
P1.4	RXC	GSC input pin for external receive clock																											
P1.5	HLD	DMA hold input/output																											
P1.6	HLDA	DMA hold acknowledge input/output																											
29-36	41-48	<p>Port 2—Port 2 is an 8-bit bidirectional I/O port with internal pullups. Port 2 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (I_{IL}, on the data sheet) because of the internal pullups.</p> <p>Port 2 emits the high-order address byte during fetches from external Program Memory if EBEN is pulled low. During accesses to external Data Memory that use 16-bit addresses (MOVX @ DPTR and DMA operations), Port 2 emits the high-order address byte. In these applications it uses strong internal pullups when emitting 1s.</p> <p>During accesses to external Data Memory that use 8-bit addresses (MOVX @ Ri), Port 2 emits the contents of the P2 Special Function Register.</p> <p>Port 2 also receives the high-order address bits during program verification.</p>																											
10-17	14-16, 18, 19, 23-25	<p>Port 3—Port 3 is an 8-bit bidirectional I/O port with internal pullups. Port 3 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (I_{IL}, on the data sheet) because of the pullups.</p> <p>Port 3 also serves the functions of various special features of the MCS-51 Family, as listed below:</p> <table> <tr> <th>Pin</th><th>Name</th><th>Alternate Function</th></tr> <tr> <td>P3.0</td><td>RXD</td><td>Serial input line</td></tr> <tr> <td>P3.1</td><td>TXD</td><td>Serial output line</td></tr> <tr> <td>P3.2</td><td>INT0</td><td>External Interrupt 0</td></tr> <tr> <td>P3.3</td><td>INT1</td><td>External Interrupt 1</td></tr> <tr> <td>P3.4</td><td>T0</td><td>Timer 0 external input</td></tr> <tr> <td>P3.5</td><td>T1</td><td>Timer 1 external input</td></tr> <tr> <td>P3.6</td><td>WR</td><td>External Data Memory Write strobe</td></tr> <tr> <td>P3.7</td><td>RD</td><td>External Data Memory Read strobe</td></tr> </table>	Pin	Name	Alternate Function	P3.0	RXD	Serial input line	P3.1	TXD	Serial output line	P3.2	INT0	External Interrupt 0	P3.3	INT1	External Interrupt 1	P3.4	T0	Timer 0 external input	P3.5	T1	Timer 1 external input	P3.6	WR	External Data Memory Write strobe	P3.7	RD	External Data Memory Read strobe
Pin	Name	Alternate Function																											
P3.0	RXD	Serial input line																											
P3.1	TXD	Serial output line																											
P3.2	INT0	External Interrupt 0																											
P3.3	INT1	External Interrupt 1																											
P3.4	T0	Timer 0 external input																											
P3.5	T1	Timer 1 external input																											
P3.6	WR	External Data Memory Write strobe																											
P3.7	RD	External Data Memory Read strobe																											

Pin Description (Continued)

Pin #		Pin Description
47-40	65-58	Port 4 —Port 4 is an 8-bit bidirectional I/O port with internal pullups. Port 4 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 4 pins that are externally being pulled low will source current (I_{IL} , on the data sheet) because of the internal pullups. In addition, Port 4 also receives the low-order address bytes during program verification.
9	13	RST —Reset input. A logic low on this pin for three machine cycles while the oscillator is running resets the device. An internal pullup resistor permits a power-on reset to be generated using only an external capacitor to V_{SS} . Although the GSC recognizes the reset after three machine cycles, data may continue to be transmitted for up to 4 machine cycles after Reset is first applied.
38	55	ALE —Address Latch Enable output signal for latching the low byte of the address during accesses to external memory. In normal operation ALE is emitted at a constant rate of $1/6$ the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory. While in Reset, ALE remains at a constant high level.
37	54	PSEN —Program Store Enable is the Read strobe to External Program Memory. When the 8XC152 is executing from external program memory, \overline{PSEN} is active (low). When the device is executing code from External Program Memory, \overline{PSEN} is activated twice each machine cycle, except that two \overline{PSEN} activations are skipped during each access to External Data Memory. While in Reset, \overline{PSEN} remains at a constant high level.
39	56	\overline{EA} —External Access enable. \overline{EA} must be externally pulled low in order to enable the 8XC152 to fetch code from External Program Memory locations 0000H to 0FFFH. \overline{EA} must be connected to V_{CC} for internal program execution.
23	32	XTAL1 —Input to the inverting oscillator amplifier and input to the internal clock generating circuits.
22	31	XTAL2 —Output from the inverting oscillator amplifier.
N/A	17, 20 21, 22 38, 39 40, 49	Port 5 —Port 5 is an 8-bit bidirectional I/O port with internal pullups. Port 5 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 5 pins that are externally being pulled low will source current (I_{IL} , on the data sheet) because of the internal pullups. Port 5 is also the multiplexed low-order address and data bus during accesses to external program memory if EBEN is pulled high. In this application it uses strong pullups when emitting 1s.
N/A	67, 66 52, 57 50, 68 1, 51	Port 6 —Port 6 is an 8-bit bidirectional I/O port with internal pullups. Port 6 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 6 pins that are externally pulled low will source current (I_{IL} , on the data sheet) because of the internal pullups. Port 6 emits the high-order address byte during fetches from external Program Memory if EBEN is pulled high. In this application it uses strong pullups when emitting 1s.
N/A	12	EBEN —E-Bus Enable input that designates whether program memory fetches take place via Ports 0 and 2 or Ports 5 and 6. Table 1 shows how the ports are used in conjunction with EBEN.
N/A	53	\overline{EPSEN} —E-bus Program Store Enable is the Read strobe to external program memory when EBEN is high. Table 2 shows when \overline{EPSEN} is used relative to \overline{PSEN} depending on the status of EBEN and \overline{EA} .

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 3.

To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected, as shown in Figure 4. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the Data Sheet must be observed.

An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications the capacitance will not exceed 20 pF.




Figure 3. Using the On-Chip Oscillator




Figure 4. External Clock Drive

IDLE MODE

In Idle Mode, the CPU puts itself to sleep while most of the on-chip peripherals remain active. The major peripherals that do not remain active during Idle, are the DMA channels. The Idle Mode is invoked by software. The content of the on-chip RAM and all the Special Function Registers remain unchanged during this mode. The Idle Mode can be terminated by any enabled interrupt or by a hardware reset.

POWER DOWN MODE

In Power Down Mode, the oscillator is stopped and all on-chip functions cease except that the on-chip RAM contents are maintained. The mode Power Down is invoked by software. The Power Down Mode can be terminated only by a hardware reset.

Table 3. Status of the External Pins During Idle and Power Down Modes

80C152JA/83C152JA/80C152JC/83C152JC

Mode	Program Memory	ALE	PSEN	Port 0	Port 1	Port 2	Port 3	Port 4
Idle	Internal	1	1	Data	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data	Data
Power Down	Internal	0	0	Data	Data	Data	Data	Data
Power Down	External	0	0†	Float	Data	Data	Data	Data

80C152JB/80C152JD

Mode	Instruction Bus	ALE	PSEN	EPSEN	Port 0	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6
Idle	P0, P2	1	1	1	Float	Data	Address	Data	Data	0FFH	0FFH
Idle	P5, P6	1	1	1	Data	Data	Data	Data	Data	0FFH	Address
Power Down	P0, P2	0	0	1	Float	Data	Data	Data	Data	0FFH	0FFH
Power Down	P5, P6	0	1†	0	Data	Data	Data	Data	Data	0FFH	0FFH

NOTE:

For more detailed information on the reduced power modes refer to the Embedded Controller Handbook, and Application Note AP-252, "Designing with the 80C51BH."

†Note difference of logic level of PSEN during Power Down for ROM JA/JC, and ROM emulation mode for JC/JD.

Operating Temperature Under Bias 0°C to +70°C
Storage Temperature -65°C to +150°C
Voltage on Any pin to V_{SS} . . -0.5V to (V_{CC} + 0.5V)
Voltage on V_{CC} to V_{SS} -0.5V to +6.5V
Power Dissipation 1.0W⁽⁹⁾

tions are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

D.C. CHARACTERISTICS (T_A = 0°C to +70°C; V_{CC} = 5V ± 10%; V_{SS} = 0V)

Symbol	Parameter	Min	Typ (Note 3)	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage (All Except \overline{EA} , EBEN)	-0.5		0.2V _{CC} - 0.1	V	
V _{IL1}	Input Low Voltage (\overline{EA} , EBEN)	-0.5		0.2V _{CC} - 0.3	V	
V _{IH}	Input High Voltage (Except XTAL1, \overline{RST})	0.2V _{CC} + 0.9		V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage (XTAL1, \overline{RST})	0.7V _{CC}		V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage (Ports 1, 2, 3, 4, 5, 6)			0.45	V	I _{OL} = 1.6 mA (Note 4)
V _{OL1}	Output Low Voltage (Port 0, ALE, \overline{PSEN} , EPSEN)			0.45	V	I _{OL} = 3.2 mA (Note 4)
V _{OH}	Output High Voltage (Ports 1, 2, 3, 4, 5, 6 COMM9 ALE, \overline{PSEN} , EPSEN)	2.4			V	I _{OH} = -60 μ A V _{CC} = 5V ± 10%
		0.9V _{CC}			V	I _{OH} = -10 μ A
V _{OH1}	Output High Voltage (Port 0 in External Bus Mode)	2.4			V	I _{OH} = -400 μ A V _{CC} = 5V ± 10%
		0.9V _{CC}			V	I _{OH} = -40 μ A (Note 5)
I _{IL}	Logical 0 Input Current (Ports 1, 2, 3, 4, 5, 6)			-50	μ A	V _{IN} = 0.45V
I _{TL}	Logical 1 to 0 Transition Current (Ports 1, 2, 3, 4, 5, 6)			-650	μ A	V _{IN} = 2V
I _{LI}	Input Leakage (Port 0, \overline{EA})			± 10	μ A	0.45 < V _{IN} < V _{CC}
RRST	Reset Pullup Resistor	40			k Ω	
I _{IH}	Logical 1 Input Current (EBEN)			+ 60	μ A	
I _{CC}	Power Supply Current :					
	Active (16.5 MHz)		31	41.1	mA	(Note 6)
	Idle (16.5 MHz)		8	15.4	mA	(Note 6)
	Power Down Mode		10		μ A	V _{CC} = 2.0V to 5.5V




Figure 5. I_{cc} vs Frequency

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

- A: Address.
- C: Clock
- D: Input data.
- H: Logic level HIGH.
- I: Instruction (program memory contents).
- L: Logic level LOW, or ALE.

- P: PSEN.
- Q: Output data.
- R: READ signal.
- T: Time.
- V: Valid.
- W: WRITE signal.
- X: No longer a valid logic level.
- Z: Float.

For example,


TAVLL = Time for Address Valid to ALE Low.
TLLPL = Time for ALE Low to PSEN Low.

3


A.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{CC} = 5V \pm 10\%$; $V_{SS} = 0V$; Load Capacitance for Port 0, ALE, and $\overline{\text{PSEN}} = 100\text{ pF}$; Load Capacitance for All Other Outputs = 80 pF)

EXTERNAL PROGRAM AND DATA MEMORY CHARACTERISTICS (Note 7, 10)

Symbol	Parameter	16.5 MHz		Variable Oscillator		Unit
		Min	Max	Min	Max	
1/TCLCL	Oscillator Frequency 80C152JA/JC 83C152JA/JC 80C152JB/JD			3.5	12	MHz
	80C152JA/JC-1 83C152JA/JC-1 80C152JB/JD-1			3.5	16.5	MHz
TLHLL	ALE Pulse Width	81		2TCLCL-40		ns
TAVLL	Address Valid to ALE Low	5		TCLCL-55		ns
TLLAX	Address Hold After ALE Low	25		TCLCL-35		ns
TLLIV	ALE Low to Valid Instruction In		142		4TCLCL-100	ns
TLLPL	ALE Low to $\overline{\text{PSEN}}$ Low	20		TCLCL-40		ns
TPLPH	$\overline{\text{PSEN}}$ Pulse Width	137		3TCLCL-45		ns
TPLIV	$\overline{\text{PSEN}}$ Low to Valid Instruction In		77		3TCLCL-105	ns
TPXIX	Input Instruction Hold After $\overline{\text{PSEN}}$	0		0		ns
TPXIZ	Input Instruction Float After $\overline{\text{PSEN}}$		35		TCLCL-25	ns
TAVIV	Address to Valid Instruction In		198		5TCLCL-105	ns
TPLAZ	$\overline{\text{PSEN}}$ Low to Address Float		10		10	ns
TRLRH	$\overline{\text{RD}}$ Pulse Width	263		6TCLCL-100		ns
TWLWH	$\overline{\text{WR}}$ Pulse Width	263		6TCLCL-100		ns
TRLDV	$\overline{\text{RD}}$ Low to Valid Data In		138		5TCLCL-165	ns
TRHDX	Data Hold After $\overline{\text{RD}}$	0		0		ns
TRHDZ	Data Float After $\overline{\text{RD}}$		51		2TCLCL-70	ns
TLLDV	ALE Low to Valid Data In		335		8TCLCL-150	ns
TAVDV	Address to Valid Data In		380		9TCLCL-165	ns
TLLWL	ALE Low to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	132	232	3TCLCL-50	3TCLCL + 50	ns
TAVWL	Address to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	112		4TCLCL-130		ns
TQVWX ⁽⁸⁾	Data Valid to $\overline{\text{WR}}$ Transition	196		6TCLCL-167		ns
TWHQX	Data Hold After $\overline{\text{WR}}$	10		TCLCL-50		ns
TRLAZ	$\overline{\text{RD}}$ Low to Address Float		0		0	ns
TWHLH	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE High	20	100	TCLCL-40	TCLCL + 40	ns




EXTERNAL DATA MEMORY READ CYCLE



3


EXTERNAL DATA MEMORY WRITE CYCLE



EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
1/TCLCL	Oscillator Frequency	3.5	16.5	MHz
TCHCX	High Time	20		ns
TCLCX	Low Time	20		ns
TCLCH	Rise Time		20	ns
TCHCL	Fall Time		20	ns


EXTERNAL CLOCK DRIVE WAVEFORM



LOCAL SERIAL CHANNEL TIMING—SHIFT REGISTER MODE

Symbol	Parameter	16.5 MHz		Variable Oscillator		Units
		Min	Max	Min	Max	
TXLXL	Serial Port Clock Cycle Time	727		12TCLCL		ns
TQVXH	Output Data Setup to Clock Rising Edge	473		10TCLCL-133		ns
TXHQX	Output Data Hold After Clock Rising Edge	4		2TCLCL-117		ns
TXHDX	Input Data Hold After Clock Rising Edge	0		0		ns
TXHDV	Clock Rising Edge to Input Data Valid		473		10TCLCL-133	ns


SHIFT REGISTER MODE TIMING WAVEFORMS



3


A.C. TESTING:

INPUT, OUTPUT WAVEFORMS



AC Inputs During Testing are Driven at $V_{CC}-0.5$ for a Logic "1" and $0.45V$ for a Logic "0". Timing Measurements are made at V_{IH} Min for a Logic "1" and V_{IL} Max for a Logic "0".


FLOAT WAVEFORM




For Timing Purposes a Port Pin is no Longer Floating when a 100 mV change from Load Voltage Occurs, and Begins to Float when a 100 mV change from the Loaded V_{OH}/V_{OL} Level occurs $I_{OL}/I_{OH} \geq \pm 20$ mA.

Symbol	Parameter	16.5 MHz (BAUD = 0)		Variable Oscillator		Unit
		Min	Max	Min	Max	
HBTJR	Allowable jitter on the Receiver for 1/2 bit time (Manchester encoding only)		0.0375		$(0.125 \times (\text{BAUD} + 1) \times 8\text{TCLCL}) - 25 \text{ ns}$	μs
FBTJR	Allowable jitter on the Receiver for one full bit time (NRZI and Manchester)		0.10		$(0.25 \times (\text{BAUD} + 1) \times 8\text{TCLCL}) - 25 \text{ ns}$	μs
HBTJT	Jitter of data from Transmitter for 1/2 bit time (Manchester encoding only)		± 10		± 10	ns
FBTJT	Jitter of data from Transmitter for one full bit time (NRZI and Manchester)		± 10		± 10	ns
DRTR	Data rise time for Receiver ⁽¹¹⁾		20		20	ns
DFTR	Data fall time for Receiver ⁽¹²⁾		20		20	ns

GSC RECEIVER TIMINGS (INTERNAL BAUD RATE GENERATOR)



GSC TRANSMIT TIMINGS (INTERNAL BAUD RATE GENERATOR)




GLOBAL SERIAL PORT TIMINGS—External Clock

Symbol	Parameter	16.5 MHz		Variable Oscillator		Unit
		Min	Max	Min	Max	
1/ECBT	GSC Frequency with an External Clock		2.4	0.009	$F_{OSC} \times 0.145$	MHz
ECH	External Clock High	170		$2TCLCL + 45 \text{ ns}$		ns
ECL(13)	External Clock Low	170		$2TCLCL + 45 \text{ ns}$		ns
ECRT	External Clock Rise Time(11)		20		20	ns
ECFT	External Clock Fall Time(12)		20		20	ns
ECDVT	External Clock to Data Valid Out - Transmit (to External Clock Negative Edge)		150		150	ns
ECDHT	External Clock Data Hold - Transmit (to External Clock Negative Edge)	0		0		ns
ECDSR	External Clock Data Set-up - Receiver (to External Clock Positive Edge)	45		45		ns
ECDHR	External Clock to Data Hold - Receiver (to External Clock Positive Edge)	50		50		ns

3

GSC TIMINGS (EXTERNAL CLOCK)



270431-17

NOTES:

1. N.C. pins on PLCC package may be connected to internal die and should not be used in customer applications.
2. It is recommended that both Pin 3 and Pin 33 be grounded for PLCC devices.
3. "Typicals" are based on samples taken from early manufacturing lots and are not guaranteed. The measurements were made with $V_{CC} = 5V$ at room temperature.
4. Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL} s of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
5. Capacitive loading on Ports 0 and 2 may cause the V_{OH} on ALE and \overline{PSEN} to momentarily fall below the $0.9V_{CC}$ specification when the address bits are stabilizing.
6. I_{CC} is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns, $V_{IL} = V_{SS} + 0.5V$, $V_{IH} = V_{CC} - 0.5V$; XTAL2 N.C.; Port 0 pins connected to V_{CC} . "Operating" current is measured with EA connected to V_{CC} and \overline{RST} connected to V_{SS} . "Idle" current is measured with EA connected to V_{SS} , \overline{RST} connected to V_{CC} and GSC inactive.
7. The specifications relating to external data memory characteristics are also applicable to DMA operations.
8. TQVWX should not be confused with TQVWX as specified for 80C51BH. On 80C152, TQVWX is measured from data valid to rising edge of \overline{WR} . On 80C51BH, TQVWX is measured from data valid to falling edge of \overline{WR} . See timing diagrams.
9. This value is based on the maximum allowable die temperature and the thermal resistance of the package.
10. All specifications relating to external program memory characteristics are applicable to:
 - EPSEN for \overline{PSEN}
 - Port 5 for Port 0
 - Port 6 for Port 2
 - when EBEN is at a Logical 1 on the 80C152JB/JD.
11. Same as TCLCH, use External Clock Drive Waveform.
12. Same as TCHCL, use External Clock Drive Waveform.
13. When using the same external clock to drive both the receiver and transmitter, the minimum ECL spec effectively becomes 195 ns at all frequencies (assuming 0 ns propagation delay) because ECDVT (150 ns) plus ECDSR (45 ns) requirements must also be met ($150 + 45 = 195$ ns). The 195 ns requirement would also increase to include the maximum propagation delay between receivers and transmitters.

DESIGN NOTES

Within the 8XC152 there exists a race condition that may set both the RDN and AE bits at the end of a valid reception. This will not cause a problem in the application as long as the following steps are followed:

- Never give the receive error interrupt a higher priority than the valid reception interrupt
- Do not leave the valid reception interrupt service routine when AE is set by using a RETI instruction until AE is cleared. To clear AE set the GREN bit, this enables the receiver. If the user desires that the receiver remain disabled, clear GREN after setting it before leaving the interrupt service routine.
- If the AE bit is checked by user software in response to a valid reception interrupt, the status of AE should be considered invalid.

The race condition is dependent upon both the temperature that the device is currently operating at and the processing the device received during the wafer fabrication.

When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

3

DATA SHEET REVISION SUMMARY

The following represent the key differences between the “-003” and the “-002” version of the 80C152/83C152 data sheet. Please review this summary carefully.

1. Removed minimum GSC frequency spec when used with an external clock.
2. Change figure “External Program Memory Read Cycle” to show Port 0/Port 5 address floating after PSEN goes low.
3. Added design note on terminating idle with reset.
4. Added status of PSEN during Power Down mode to Table 3.
5. Moved all notes to back of data sheet.
6. Changed microcomputer to microcontroller.
7. Added External Oscillator start-up capacitance note.

The following represent the key differences between the “-002” and the “-001” version of the 80C152/83C152 data sheet. Please review this summary carefully.

1. Status of data sheet changed from “ADVANCED” to “PRELIMINARY”.
2. 80C152JC, 83C152JC, and 80C152JD were added.
3. Added AE/RDN design note.
4. This revision summary was added.
5. Note #13 was added (Effective ECL spec at higher clock rates).
6. Table #2 changed to Table #3 (Status of pins during Idle/Power Down).
7. Current Table #2 was added (JA vs. JB vs. JC vs. JD matrix).
8. Transmit jitter spec changed from ± 35 ns and ± 70 ns to ± 10 ns.



PAGE

4-3

4-3

4-3

4-3

4-3

4-3

4-3

4-3

4-3

4-3

4-3

The RUPI-44 Family: Microcontroller with On-Chip Communication Controller

4

October 1988

Order Number: 296163-001

4-1

THE RUP1-44 FAMILY: MICROCONTROLLER WITH ON-CHIP COMMUNICATION CONTROLLER

CONTENTS

PAGE

INTRODUCTION	4-3
1.0 ARCHITECTURE OVERVIEW	4-3
2.0 THE HDLC/SDLC PROTOCOLS	4-5
2.1 HDLC/SDLC Advantages over Async	4-5
2.2 HDLC/SDLC Networks	4-6
2.3 Frames	4-6
2.4 Zero Bit Insertion	4-6
2.5 Non-Return to Zero Inverted (NRZI)	4-7
2.6 References	4-7
3.0 RUP1-44 DESIGN SUPPORT	4-7
3.1 Design Tool Support	4-7
3.2 8051 Workshop	4-8

INTRODUCTION

The RUPI-44 family is designed for applications requiring local intelligence at remote nodes, and communication capability among these distributed nodes. The RUPI-44 integrates onto a single chip Intel's highest performance microcontroller, the 8051-core, with an intelligent and high performance Serial communication controller, called the Serial Interface Unit, or SIU. See Figure 1. This dual controller architecture allows complex control and high speed data communication functions to be realized cost effectively.

The RUPI-44 family consists of three pin compatible parts:

- 8344—8051 Microcontroller with SIU
- 8044—An 8344 with 4K bytes of on-chip ROM program memory
- 8744—An 8344 with 4K bytes of on-chip EPROM program memory

1.0 ARCHITECTURE OVERVIEW

The 8044's dual controller architecture enables the RUPI to perform complex control tasks and high speed communication in a distributed network environment.

The 8044 microcontroller is the 8051-core, and maintains complete software compatibility with it. The microcontroller contains a powerful CPU with on-chip peripherals, making it capable of serving sophisticated

real-time control applications such as instrumentation, industrial control, and intelligent computer peripherals. The microcontroller features on-chip peripherals such as two 16-bit timer/counters and 5 source interrupt capability with programmable priority levels. The microcontroller's high performance CPU executes most instructions in 1 microsecond, and can perform an 8×8 multiply in 4 microseconds. The CPU features a Boolean processor that can perform operations on 256 directly addressable bits. 192 bytes of on-chip data RAM can be extended to 64K bytes externally. 4K bytes of on-chip program ROM can be extended to 64K bytes externally. The CPU and SIU run concurrently. See Figure 2.

The SIU is designed to perform serial communications with little or no CPU involvement. The SIU supports data rates up to 2.4 Mbps, externally clocked, and 375 Kbps self clocked (i.e., the data clock is recovered by an on-chip digital phase locked loop). SIU hardware supports the HDLC/SDLC protocol: zero bit insertion/deletion, address recognition, cyclic redundancy check, and frame number sequence check are automatically performed.

The SIU's Auto mode greatly reduces communication software overhead. The AUTO mode supports the SDLC Normal Response Mode, by performing secondary station responses in hardware without any CPU involvement. The Auto mode's interrupt control and frame sequence numbering capability eliminates software overhead normally required in conventional systems. By using the Auto mode, the CPU is free to concentrate on real time control of the application.




Figure 1. RUPI-44 Dual Controller Architecture

296163-2




Figure 2. Simplified 8044 Block Diagram

2.0 THE HDLC/SDLC PROTOCOLS

2.1 HDLC/SDLC Advantages over Async

The High Level Data Link Control, HDLC, is a standard communication link control established by the International Standards Organization (ISO). SDLC is a subset of HDLC.

HDLC and SDLC are both well recognized standard serial protocols. The Synchronous Data Link Control, SDLC, is an IBM standard communication protocol. IBM originally developed SDLC to provide efficient, reliable and simple communication between terminals and computers.

The major advantages of SDLC/HDLC over Asynchronous communications protocol (Async):

- **SIMPLE:** Data Transparency

- **EFFICIENT:** Well Defined Message-Level Operation
- **RELIABLE:** Frame Check Sequence and Frame Numbering

The SDLC reduces system complexity. HDLC/SDLC are "data transparent" protocols. Data transparency means that an arbitrary data stream can be sent without concern that some of the data could be mistaken for a protocol controller. Data transparency relieves the communication controller having to detect special characters.

SDLC/HDLC provides more data throughput than Async. SDLC/HDLC runs at Message-level Operation which transmits multiple bytes within the frame, whereas Async is based on character-level operation. Async transmits or receives a character at a time. Since Async requires start and stop bits in every transmission, there is a considerable waste of overhead compared to SDLC/HDLC.




Figure 3. RUP1-44 Supported Network Configurations

Due to SDLC/HDLC's well delineated field (see Figure 4) the CPU does not have to interpret character by character to determine control field and information field. In the case of Async, CPU must look at each character to interpret what it means. The practical advantage of such feature is straight forward use of DMA for information transfer.

In addition, SDLC/HDLC further improves Data throughput using implied Acknowledgement of transferred information. A station using SDLC/HDLC may acknowledge previously received information while transmitting different information in the same frame. In addition, up to 7 messages may be outstanding before an acknowledgement is required.

The HDLC/SDLC protocol can be used to realize reliable data links. Reliable Data transmission is ensured at the bit level by sending a frame check sequence, cyclic redundancy checking, within the frame. Reliable frame transmission is ensured by sending a frame number identification with each frame. This means that a receiver can sequentially count received frames and at any time infer what the number of the next frame to be received should be. More important, it provides a means for the receiver to identify to the sender some particular frame that it wishes to have resent because of errors.

2.2 HDLC/SDLC Networks

In both the HDLC and SDLC line protocols a (Master) primary station controls the overall network (data link) and issues commands to the secondary (Slave) stations. The latter complies with instructions and responds by sending appropriate responses. Whenever a transmitting station must end transmission prematurely, it sends an abort character. Upon detecting an abort character, a receiving station ignores the transmission block called a frame.

RUPI-44 supported HDLC/SDLC network configurations are point to point (half duplex) multipoint (half duplex), and loop. In the loop configuration the stations themselves act as repeaters, so that long links can be easily realized, see Figure 3.

2.3 Frames

An HDLC/SDLC frame consists of five basic fields: Flag, Address, Control, Data and Error Detection. A frame is bounded by flags—opening and closing flags. An address field is 8 bits wide in SDLC, extendable to 2 or more bytes in HDLC. The control field is also 8 bits wide, extendable to two bytes in HDLC. The SDLC data field or information field may be any number of bytes. The HDLC data field may or may not be on an 8 bit boundary. A powerful error detection code called Frame Check Sequence contains the calculated CRC (Cycle Redundancy Code) for all the bits between the flags. See Figure 4.

In HDLC and SDLC are three types of frames; an Information Frame is used to transfer data, a Supervisory Frame is used for control purposes, and a Nonsequenced Frame is used for initialization and control of the secondary stations.

For a more detailed discussion of higher level protocol functions interested readers may refer to the references listed in Section 2.6.

2.4 Zero Bit Insertion

In data communications, it is desirable to transmit data which can be of arbitrary content. Arbitrary data transmission requires that the data field cannot contain characters which are defined to assist the transmission protocol (like opening flag in HDLC/SDLC communications). This property is referred to as "data transparency". In HDLC/SDLC, this code transparency is made possible by Zero Bit Insertion (ZBI).

The flag has a unique bit pattern: 01111110 (7E HEX). To eliminate the possibility of the data field containing a 7E HEX pattern, a bit stuffing technique called Zero Bit Insertion is used. This technique specifies that during transmission, a binary 0 be inserted by the transmitter after any succession of five contiguous binary 1's. This will ensure that no pattern of 01111110 is ever transmitted between flags. On the receiving side, after receiving the flag, the receiver hardware automatically deletes any 0 following five consecutive 1's. The 8044 performs zero bit insertion and deletion automatically.




Figure 4. Frame Format

2.5 Non-return to Zero Inverted (NRZI)

NRZI is a method of clock and data encoding that is well suited to the HDLC/SDLC protocol. It allows HDLC/SDLC protocols to be used with low cost asynchronous modems. NRZI coding is done at the transmitter to enable clock recovery from the data at the receiver terminal by using standard digital phase locked loop (DPLL) techniques. NRZI coding specifies that the signal condition does not change for transmitting a 1, while a 0 causes a change of state. NRZI coding ensures that an active data line will have a transition at least every 5-bit times (recall Zero Bit Insertion), while contiguous 0's will cause a change of state. Thus, ZBI and NRZI encoding makes it possible for the 8044's on-chip DPLL to recover a receive clock (from received data) synchronized to the received data and at the same time ensure data transparency.

2.6 References

1. IBM Synchronous Data Link Control General Information GA27-3093-2 File No. GENL-09.
2. Standard Network Access Protocol Specification, DA-TAPAC Trans-Canada Telephone System CCG111.
3. IBM 3650 Retail Store System Loop Interface OEM Information, IBM, GA27-3098-0.
4. Guidebook to Data Communications, Training Manual, Hewlett-Packard 5955-1715.
5. "Serial Backplane Suits Multiprocessor Architectures", Mike Webb, *Computer Design*, July 1984, pp. 85-96.
6. "Serial Bus Simplifies Distributed Control", P.D. MacWilliams, *Control Engineering*, June 1984, pp. 101-104.
7. "Chips Support Two Local Area Networks", Bob Dahlberg, *Computer Design*, May 1984, pp. 107-114.
8. "Build a VLSI-based Workstation for the Ethernet Environment", Mike Webb, *EDN*, 23 February 1984, pp. 297-307.
9. "Networking With the 8044", Young Sohn & Charles Gopen, *Digital Design*, May 1984, pp. 136-137.

3.0 RUP1-44 DESIGN SUPPORT

3.1 Design Tool Support

A critical design consideration is time to market. Intel provides a sophisticated set of design tools to speed hardware and software development time of 8044 based products. These include ICE-44, ASM-51, PL/M-51, and EMV-44.




Figure 5. RUP1-44 Development Support Configuration Intellec System, ICE™-44 Buffer Box, and ICE-44 Module Plugged into a User Prototype Board

A primary tool is the 8044 In Circuit Emulator, called ICE-44. See Figure 5. In conjunction with Intel's Intellec Microprocessor Development System, the ICE-44 emulator allows hardware and software development to proceed interactively. This approach is more effective than the traditional method of independent hardware and software development followed by system integration. With the ICE-44 module, prototype hardware can be added to the system as it is designed. Software and hardware integration occurs while the product is being developed.

The ICE-44 emulator assists four stages of development:

1) Software Debugging

It can be operated without being connected to the user's system before any of the user's hardware is available. In this stage ICE-44 debugging capabilities can be used in conjunction with the Intellec text editor and 8044 macroassembler to facilitate program development.

2) Hardware Development

The ICE-44 module's precise emulation characteristics and full-speed program RAM make it a valuable tool for debugging hardware, including the time-critical SDLC serial port, parallel port, and timer interfaces.

3) System Integration

Integration of software and hardware can begin when any functional element of the user system hardware is connected to the 8044 socket. As each section of the user's hardware is completed, it is added to the prototype. Thus, each section of the hardware and software is system tested in real-time operation as it becomes available.

4) System Test

When the user's prototype is complete, it is tested with the final version of the user system software. The ICE-44 module is then used for real-time emulation of the 8044 to debug the system as a completed unit.

The final product verification test may be performed using the 8744 EPROM version of the 8044 microcomputer. Thus, the ICE-44 module provides the user with the ability to debug a prototype or production system at any stage in its development.

A conversion kit, ICE-44 CON, is available to upgrade an ICE-51 module to ICE-44.

Intel's ASM-51 Assembler supports the 8044 special function registers and assembly program development. PL/M-51 provides designers with a high level language for the 8044. Programming in PL/M can greatly reduce development time, and ensure quick time to market.

These tools have recently been expanded with the addition of the EMV-44CON. This conversion kit allows you to convert an EMV-51 into an EMV-44 emulation vehicle. The resultant low cost emulator is designed for use with an iPDS Personal Development System, which also supports the ASM-51 assembler and PL/M-51. See Figure 6.

Emulation support is similar to the ICE-44 with support for Software and Hardware Development, System



Figure 6. RUPi-44 iPDS Personal Development System, EMV-44 Buffer Box, and EMV-44 Module Plugged into a User Prototype Board

Integration, and System Test. The iPDS's rugged portability and ease of use also make it an ideal system for production tests and field service of your finished design. In addition, the iPDS offers EPROM programming module for the 8744, and direct communications with the 8044-based BITBUS via an optional iSBX-344 distributed control module.

3.2 8051 Workshop

Intel provides 8051 training to its customers through the 5-day 8051 workshop. Familiarity with the 8051 and 8044 is achieved through a combination of lecture and laboratory exercises.

For designers not familiar with the 8051, the workshop is an effective way to become proficient with the 8051 architecture and capabilities.

8044 Architecture

4

October 1988

Order Number: 296164-001

4-9

8044 ARCHITECTURE

CONTENTS

PAGE

GENERAL 4-11

1.0 MEMORY ORGANIZATION

OVERVIEW 4-11

1.1 Special Function Registers 4-11

1.2 Interrupt Control Registers 4-13

2.0 MEMORY ORGANIZATION

DETAILS 4-14

2.1 Operand Addressing 4-15

2.2 Register Addressing 4-16

2.3 Direct Addressing 4-16

3.0 RESET 4-18

4.0 RUP1-44 FAMILY PIN

DESCRIPTION 4-18

GENERAL

The 8044 is based on the 8051 core. The 8044 replaces the 8051's serial port with an intelligent HDLC/SDLC controller called the Serial Interface or SIU. Thus the differences between the two result from the 8044's increased on-chip RAM (192 bytes) and additional special function registers necessary to control the SIU. Aside from the increased memory, the SIU itself, and differences in 5 pins (for the serial port), the 8044 and 8051 are compatible.

This chapter describes the differences between the 8044 and 8051. Information pertaining to the 8051 core, eg. instruction set, port operation, EPROM programming, etc. is located in the 8051 sections of this manual.

A block diagram of the 8044 is shown in Figure 1. The pinpoint is shown on the inside front cover.

1.0 MEMORY ORGANIZATION OVERVIEW

The 8044 maintains separate address spaces for Program Memory and Data Memory. The Program Memory can be up to 64K bytes long, of which the lowest 4K bytes are in the on-chip ROM.

If the \overline{EA} pin is held high, the 8044 executes out of internal ROM unless the Program Counter exceeds 0FFFH. Fetches from locations 1000H through FFFFH are directed to external Program Memory.

If the \overline{EA} pin is held low, the 8044 fetches all instructions from external Program Memory.

The Data Memory consists of 192 bytes of on-chip RAM, plus 35 Special Function Registers, in addition to which the device is capable of accessing up to 64K bytes of external data memory.

The Program Memory uses 16-bit addresses. The external Data Memory can use either 8-bit or 16-bit addresses. The internal Data Memory uses 8-bit addresses, which provide a 256-location address space. The lower 192 addresses access the on-chip RAM. The Special Function Registers occupy various locations in the upper 128 bytes of the same address space.

The lowest 32 bytes in the internal RAM (locations 00 through 1FH) are divided into 4 banks of registers, each bank consisting of 8 bytes. Any one of these banks can be selected to be the "working registers" of the CPU, and can be accessed by a 3-bit address in the

same byte as the opcode of an instruction. Thus, a large number of instructions are one-byte instructions.

The next higher 16 bytes of the internal RAM (locations 20H through 2FH) have individually addressable bits. These are provided for use as software flags or for one-bit (Boolean) processing. This bit-addressing capability is an important feature of the 8044. In addition to the 128 individually addressable bits in RAM, twelve of the Special Function Registers also have individually addressable bits.

A memory map is shown in Figure 2.

1.1 Special Function Registers

The Special Function Registers are as follows:

* ACC	Accumulator (A Register)
* B	B Register
* PSW	Program Status Word
SP	Stack Pointer
DPTR	Data Pointer (consisting of DPH AND DPL)
* P0	Port 0
* P1	Port 1
* P2	Port 2
* P3	Port 3
* IP	Interrupt Priority
* IE	Interrupt Enable
TMOD	Timer/Counter Mode
* TCON	Timer/Counter Control
TH0	Timer/Counter 0 (high byte)
TL0	Timer/Counter 0 (low byte)
TH1	Timer/Counter 1 (high byte)
TL1	Timer/Counter 1 (low byte)
SMD	Serial Mode
* STS	Status/Command
* NSNR	Send/Receive Count
STAD	Station Address
TBS	Transmit Buffer Start Address
TBL	Transmit Buffer Length
TCB	Transmit Control Byte
RBS	Receive Buffer Start Address
RBL	Receive Buffer Length
RFL	Received Field Length
RCB	Received Control Byte
DMA CNT	DMA Count
FIFO	FIFO (three bytes)
SIUST	SIU State Counter
PCON	Power Control

The registers marked with * are both byte- and bit-addressable.




Figure 1. RUP1 Block Diagram




Figure 2. RUPI-44 Memory Map

Stack Pointer

The Stack Pointer is 8 bits wide. The stack can reside anywhere in the 192 bytes of on-chip RAM. When the 8044 is reset, the stack pointer is initialized to 07H. When executing a PUSH or a CALL, the stack pointer is incremented before data is stored, so the stack would begin at location 08H.

1.2 Interrupt Control Registers

The Interrupt Request Flags are as listed below:

Source	Request Flag	Location
External Interrupt 0	INT0, if IT0 = 0 IE0, if IT0 = 1	P3.2 TCON.1
Timer 0 Overflow	TF0	TCON.5
External Interrupt 1	INT1, if IT1 = 0 IE1, if IT1 = 1	P3.3 TCON.3
Timer 1 Overflow	TF1	TCON.7
Serial Interface Unit	SI	STS.4

External Interrupt control bits IT0 and IT1 are in TCON.0 and TCON.2, respectively. Reset leaves all flags inactive, with IT0 and IT1 cleared.

All the interrupt flags can be set or cleared by software, with the same effect as by hardware.

The Enable and Priority Control Registers are shown below. All of these control bits are set or cleared by software. All are cleared by reset.

IE: Interrupt Enable Register (bit-addressable)

Bit:	7	6	5	4	3	2	1	0
EA	X	X	ES	ET1	EX1	ET0	EX0	

where:

- EA disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
- ES enables or disables the Serial Interface Unit interrupt. If ES = 0, the Serial Interface Unit interrupt is disabled.
- ET1 enables or disables the Timer 1 Overflow interrupt. If ET1 = 0, the Timer 1 interrupt is disabled.

- EX1 enables or disables External Interrupt 1. If EX1 = 0, External Interrupt 1 is disabled.
- ET0 enables or disables the Timer 0 Overflow interrupt. If ET0 = 0, the Timer 0 interrupt is disabled.

IP: Interrupt Priority Register (bit-addressable)

Bit:	7	6	5	4	3	2	1	0
	X	X	X	PS	PT1	PX1	PT0	PX0

where:

- PS defines the Serial Interface Unit interrupt priority level. PS = 1 programs it to the higher priority level.
- PT1 defines the Timer 1 interrupt priority level. PT1 = 1 programs it to the higher priority level.
- PX1 defines the External Interrupt priority level. PX1 = 1 programs it to the higher priority level.
- PT0 defines the Timer 0 interrupt priority level. PT0 = 1 programs it to the higher priority level.
- PX0 defines the External Interrupt 0 priority level. PX0 = 1 programs it to the higher priority level.

2.0 MEMORY ORGANIZATION DETAILS

In the 8044 family the memory is organized over three address spaces and the program counter. The memory spaces shown in Figure 2 are the:

- 64K-byte Program Memory address space
- 64K-byte External Data Memory address space
- 320-byte Internal Data Memory address space

The 16-bit Program Counter register provides the 8044 with its 64K addressing capabilities. The Program Counter allows the user to execute calls and branches to any location within the Program Memory space. There are no instructions that permit program execution to move from the Program Memory space to any of the data memory spaces.

In the 8044 and 8744 the lower 4K of the 64K Program Memory address space is filled by internal ROM and EPROM, respectively. By tying the \overline{EA} pin high, the processor can be forced to fetch from the internal ROM/EPROM for Program Memory addresses 0 through 4K. Bus expansion for accessing Program Memory beyond 4K is automatic since external instruction fetches occur automatically when the Program Counter increases above 4095. If the \overline{EA} pin is tied low

all Program Memory fetches are from external memory. The execution speed of the 8044 is the same regardless of whether fetches are from internal or external Program Memory. If all program storage is on-chip, byte location 4095 should be left vacant to prevent an undesired prefetch from external Program Memory address 4096.

Certain locations in Program Memory are reserved for specific programs. Locations 0000 through 0002 are reserved for the initialization program. Following reset, the CPU always begins execution at location 0000. Locations 0003 through 0042 are reserved for the five interrupt-request service programs. Each resource that can request an interrupt requires that its service program be stored at its reserved location.

The 64K-byte External Data Memory address space is automatically accessed when the MOVX instruction is executed.

Functionally the Internal Data Memory is the most flexible of the address spaces. The Internal Data Memory space is subdivided into a 256-byte Internal Data RAM address space and a 128-byte Special Function Register address space as shown in Figure 3.




Figure 3. Internal Data Memory Address Space

The Internal Data RAM address space is 0 to 255. Four 8-Register Banks occupy locations 0 through 31. The stack can be located anywhere in the Internal Data RAM address space. In addition, 128 bit locations of the on-chip RAM are accessible through Direct Addressing. These bits reside in Internal Data RAM at byte locations 32 through 47. Currently locations 0 through 191 of the Internal Data RAM address space are filled with on-chip RAM.

The stack depth is limited only by the available Internal Data RAM, thanks to an 8-bit reloadable Stack Pointer. The stack is used for storing the Program Counter during subroutine calls and may be used for passing parameters. Any byte of Internal Data RAM or Special Function Register accessible though Direct Addressing can be pushed/popped.

The Special Function Register address space is 128 to 255. All registers except the Program Counter and the four 8-Register Banks reside here. Memory mapping the Special Function Registers allows them to be accessed as easily as internal RAM. As such, they can be operated on by most instructions. In the overlapping memory space (address 128-191), indirect addressing is used to access RAM, and direct addressing is used to

access the SFR's. The SFR's at addresses 192-255 are also accessed using direct addressing. The Special Function Registers are listed in Figure 4. Their mapping in the Special Function Register address space is shown in Figures 5 and 6.

Performing a read from a location of the Internal Data memory where neither a byte of Internal Data RAM (i.e., RAM addresses 192-255) nor a Special Function Register exists will access data of indeterminable value.

Architecturally, each memory space is a linear sequence of 8-bit wide bytes. By Intel convention the storage of multi-byte address and data operands in program and data memories is the least significant byte at the low-order address and the most significant byte at the high-order address. Within byte X, the most significant bit is represented by X.7 while the least significant bit is X.0. Any deviation from these conventions will be explicitly stated in the text.

2.1 Operand Addressing

There are five methods of addressing source operands. They are, Register Addressing, Direct Addressing, Register-Indirect Addressing, Immediate Addressing

ARITHMETIC REGISTERS:	
Accumulator*, B register*,	
Program Status Word*	
POINTERS:	
Stack Pointer, Data Pointer (high & low)	
PARALLEL I/O PORTS:	
Port 3*, Port 2*, Port 1*, Port 0*	
INTERRUPT SYSTEM:	
Interrupt Priority Control*,	
Interrupt Enable Control*	
TIMERS:	
Timer Mode, Timer Control*, Timer 1	
(high & low), Timer 0 (high & low)	
SERIAL INTERFACE UNIT:	
Transmit Buffer Start,	
Transmit Buffer Length,	
Transmit Control Byte,	
Send Count Receive Count*,	
DMA Count,	
Station Address	
Receive Field Length	
Receive Buffer Start	
Receive Buffer Length	
Receive Control Byte,	
Serial Mode,	
Status Register.*	

*Bits in these registers are bit addressable.

Figure 4. Special Function Registers

ARITHMETIC REGISTERS:	
Accumulator*, B register*,	
Program Status Word*	
POINTERS:	
Stack Pointer, Data Pointer (high & low)	
PARALLEL I/O PORTS:	
Port 3*, Port 2*, Port 1*, Port 0*	
INTERRUPT SYSTEM:	
Interrupt Priority Control*,	
Interrupt Enable Control*	
TIMERS:	
Timer Mode, Timer Control*, Timer 1	
(high & low), Timer 0 (high & low)	
SERIAL INTERFACE UNIT:	
Serial Mode, Status/Command*,	
Send/Receive Count*, Station Address,	
Transmit Buffer Start Address,	
Transmit Buffer Length,	
Transmit Control Byte,	
Receive Buffer Start Address,	
Receive Buffer Length,	
Receive Field Length,	
Receive Control Byte,	
DMA Count,	
FIFO (three bytes),	
SIU Controller State Counter	

*Bits in these registers are bit-addressable.

Figure 5. Mapping of Special Function Registers

and Base-Register-plus Index-Register-Indirect Addressing. The first three of these methods can also be used to address a destination operand. Since operations in the 8044 require 0 (NOP only), 1, 2, 3 or 4 operands, these five addressing methods are used in combinations to provide the 8044 with its 21 addressing modes.

Most instructions have a "destination, source" field that specifies the data type, addressing methods and operands involved. For operations other than moves, the destination operand is also a source operand. For example, in "subtract-with-borrow A, #5" the A register receives the result of the value in register A minus 5, minus C.

Most operations involve operands that are located in Internal Data Memory. The selection of the Program Memory space or External Data Memory space for a second operand is determined by the operation mnemonic unless it is an immediate operand. The subset of the Internal Data Memory being addressed is determined by the addressing method and address value. For example, the Special Function Registers can be accessed only through Direct Addressing with an address of 128-255. A summary of the operand addressing methods is shown in Figure 6. The following paragraphs describe the five addressing methods.

2.2 Register Addressing

Register Addressing permits access to the eight registers (R7-R0) of the selected Register Bank (RB). One of the four 8-Register Banks is selected by a two-bit field in the PSW. The registers may also be accessed through Direct Addressing and Register-Indirect Addressing, since the four Register Banks are mapped into the lowest 32 bytes of internal Data RAM as shown in Figures 9 and 10. Other Internal Data Memory locations that are addressed as registers are A, B, C, AB and DPTR.

2.3 Direct Addressing

Direct Addressing provides the only means of accessing the memory-mapped byte-wide Special Function Registers and memory mapped bits within the Special Function Registers and Internal Data RAM. Direct Addressing of bytes may also be used to access the lower 128 bytes of Internal Data RAM. Direct Addressing of bits gains access to a 128 bit subset of the Special Function Registers as shown in Figures 5, 6, 9, and 10.




Figure 6. Mapping of Special Function Registers

Direct Byte Address	Bit Address (MSB)	Bit Address (LSB)	Hardware Register Symbol
240	F7 F6 F5 F4 F3 F2 F1 F0		8
224	E7 E6 E5 E4 E3 E2 E1 E0		ACC
216	NS2 NS1 NS0 SES NR2 NR1 NR0 SER		NSNR
204	DF DE DD DC DB DA D9 D8		PSW
200	CY AC FO RS1 RSO OV P		STS
184	D7 D6 D5 D4 D3 D2 D1 D0		1P
176	TBF RE RTS SI BV CPB AM RBP		P3
168	CF CE CD CC CB CA C9 C8		1E
160	PS PT1 PX1 PT0 PX0		P2
144	A7 A6 A5 A4 A3 A2 A1 A0		P1
136	97 96 95 94 93 92 91 90		TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0
128	8F 8E 8D 8C 8B 8A 89 88		TCON
	87 86 85 84 83 82 81 80		P0

Figure 7. Special Function Register Bit Address

RAM BYTE	Bit Address (MSB)	Bit Address (LSB)
BFH	7F 7E 7D 7C 7B 7A 79 78	47
2FH	77 76 75 74 73 72 71 70	46
2EH	6F 6E 6D 6C 6B 6A 69 68	45
2DH	67 66 65 64 63 62 61 60	44
2CH	5F 5E 5D 5C 5B 5A 59 58	43
2BH	57 56 55 54 53 52 51 50	42
2AH	4F 4E 4D 4C 4B 4A 49 48	41
29H	47 46 45 44 43 42 41 40	40
28H	3F 3E 3D 3C 3B 3A 39 38	39
27H	37 36 35 34 33 32 31 30	38
26H	2F 2E 2D 2C 2B 2A 29 28	37
25H	27 26 25 24 23 22 21 20	36
24H	1F 1E 1D 1C 1B 1A 19 18	35
23H	17 16 15 14 13 12 11 10	34
22H	0F 0E 0D 0C 0B 0A 09 08	33
21H	07 06 05 04 03 02 01 00	32
20H		31
1FH	Bank 3	24
18H	Bank 2	23
17H		
10H	Bank 1	16
0FH		15
08H	Bank 0	8
07H		7
00H		0

Figure 9. RAM Bit Address

- Register Addressing
 - R7-R0
 - A, B, C (bit), AB (two bytes), DPTR (double byte)
- Direct Addressing
 - Lower 128 bytes of Internal Data RAM
 - Special Function Registers
 - 128 bits in subset of Special Function Register address space
- Register-Indirect Addressing
 - Internal Data RAM [$@R1$, $@R0$, $@SP$ (PUSH and POP only)]
 - Least Significant Nibbles in Internal Data RAM ($@R1$, $@R0$)
 - External Data Memory ($@R1$, $@R0$, $@DPTR$)
- Immediate Addressing
 - Program Memory (in-code constant)
- Base-Register-plus Index-Register-Indirect Addressing
 - Program Memory ($@ DPTR + A$, $@ PC + A$)

Figure 8. Operand Addressing Methods




Figure 10. Addressing Operands in Internal Data Memory

Register-Indirect Addressing using the content of R1 or R0 in the selected Register Bank, or using the content of the Stack Pointer (PUSH and POP only), addresses the Internal Data RAM. Register-Indirect Addressing is also used for accessing the External Data Memory. In this case, either R1 or R0 in the selected Register Bank may be used for accessing locations within a 256-byte block. The block number can be preselected by the contents of a port. The 16-bit Data Pointer may be used for accessing any location within the full 64K external address space.

3.0 RESET

Reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods) *while the oscillator is running*. The CPU responds by executing an internal reset. It also configures the ALE and PSEN pins as inputs. (They are quasi-bidirectional.) The internal reset is executed during the second cycle in which RST is high and is repeated every cycle until RST goes low. It leaves the internal registers as follows:

Register	Content
PC	0000H
A	00H
B	00H
PSW	00H
SP	07H
DPTR	0000H
P0-P3	0FFH
IP	(XXX00000)
IE	(0XX00000)
TMOD	00H
TCON	00H
TH0	00H
TL0	00H
TH1	00H
TL1	00H
SMD	00H
STS	00H
NSNR	00H
STAD	00H

TBS	00H
TBL	00H
TCB	00H
RBS	00H
RBL	00H
RFL	00H
RCB	00H
DMA CNT	00H
FIFO1	00H
FIFO2	00H
FIFO3	00H
SIUST	01H
PCON	(0XXXXXXX)

The internal RAM is not affected by reset. When VCC is turned on, the RAM content is indeterminate unless VPD was applied prior to VCC being turned off (see Power Down Operation.)

4.0 RUP1-44 FAMILY PIN DESCRIPTION

VSS: Circuit ground potential.

VCC: Supply voltage during programming (of the 8744), verification (of the 8044 or 8744), and normal operation.

Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. It is also the multiplexed low-order address and data bus during accesses to external memory (during which accesses it activates internal pullups). It also outputs instruction bytes during program verification. (External pullups are required during program verification.) Port 0 can sink eight LS TTL inputs.

Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. It receives the low-order address byte during program verification in the 8044 or 8744. Port 1 can sink/source four LS TTL inputs. It can drive MOS inputs without external pullups.

Two of the Port 1 pins serve alternate functions, as listed below:

Port Pin Alternate Function

P1.6 $\overline{\text{RTS}}$ (Request to Send). In a non-loop configuration, $\overline{\text{RTS}}$ signals that the 8044 is ready to transmit data.



8044AH/8344AH/8744H HIGH PERFORMANCE 8-BIT MICROCONTROLLER WITH ON-CHIP SERIAL COMMUNICATION CONTROLLER

- 8044AH—Includes Factory Mask Programmable ROM
- 8344AH—For Use with External Program Memory
- 8744H—Includes User Programmable/Eraseable EPROM

8051 MICROCONTROLLER CORE

- Optimized for Real Time Control 12 MHz Clock, Priority Interrupts, 32 Programmable I/O Lines, Two 16-bit Timer/Counters
- Boolean Processor
- 4K × 8 ROM, 192 × 8 RAM
- 64K Accessible External Program Memory
- 64K Accessible External Data Memory
- 4 μ s Multiply and Divide

SERIAL INTERFACE UNIT (SIU)

- Serial Communication Processor that Operates Concurrently to CPU
- 2.4 Mbps Maximum Data Rate
- 375 Kbps using On-Chip Phase Locked Loop
- Communication Software in Silicon:
 - Complete Data Link Functions
 - Automatic Station Response
- Operates as an SDLC Primary or Secondary Station

The RUP1-44 family integrates a high performance 8-bit Microcontroller, the Intel 8051 Core, with an Intelligent/high performance HDLC/SDLC serial communication controller, called the Serial Interface Unit (SIU). See Figure 1. This dual architecture allows complex control and high speed data communication functions to be realized cost effectively.


Specifically, the 8044's Microcontroller features: 4K byte On-Chip program memory space; 32 I/O lines; two 16-bit timer/event counters; a 5-source; 2-level interrupt structure; a full duplex serial channel; a Boolean processor; and on-chip oscillator and clock circuitry. Standard TTL and most byte-oriented MCS-80 and MCS-85 peripherals can be used for I/O and memory expansion.

The Serial Interface Unit (SIU) manages the interface to a high speed serial link. The SIU offloads the On-Chip 8051 Microcontroller of communication tasks, thereby freeing the CPU to concentrate on real time control tasks.

The RUP1-44 family consists of the 8044, 8744, and 8344. All three devices are identical except in respect of on-chip program memory. The 8044 contains 4K bytes of mask-programmable ROM. User programmable EPROM replaces ROM in the 8744. The 8344 addresses all program memory externally.

The RUP1-44 devices are fabricated with Intel's reliable +5 volt, silicon-gate HMOSII technology and packaged in a 40-pin DIP.

The 8744H is available in a hermetically sealed, ceramic, 40-lead dual in-line package which includes a window that allows for EPROM erasure when exposed to ultraviolet light (See Erasure Characteristics). During normal operation, ambient light may adversely affect the functionality of the chip. Therefore applications which expose the 8744H to ambient light may require an opaque label over the window.



VSS

Circuit ground potential.

VCC

+5V power supply during operation and program verification.

PORT 0

Port 0 is an 8-bit open drain bidirectional I/O port. It is also the multiplexed low-order address and data bus when using external memory. It is used for data output during program verification. Port 0 can sink/source eight LS TTL loads (six in 8744).

PORT 1

Port 1 is an 8-bit quasi-bidirectional I/O port. It is used for the low-order address byte during program verification. Port 1 can sink/source four LS TTL loads.

In non-loop mode two of the I/O lines serve alternate functions:

- $\overline{\text{RTS}}$ (P1.6). Request-to-Send output. A low indicates that the RUP1-44 is ready to transmit.
- $\overline{\text{CTS}}$ (P1.7) Clear-to-Send input. A low indicates that a receiving station is ready to receive.

PORT 2

Port 2 is an 8-bit quasi-bidirectional I/O port. It also emits the high-order address byte when accessing external memory. It is used for the high-order address and the control signals during program verification. Port 2 can sink/source four LS TTL loads.

PORT 3

Port 3 is an 8-bit quasi-bidirectional I/O port. It also contains the interrupt, timer, serial port and RD and WR pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. Port 3 can sink/source four LS TTL loads.

In addition to I/O, some of the pins also serve alternate functions as follows:

- I/O RxD (P3.0). In point-to-point or multipoint configurations, this pin controls the direction of pin P3.1. Serves as Receive Data input in loop and diagnostic modes.

- DATA TxD (P3.1) In point-to-point or multipoint configurations, this pin functions as data input/output. In loop mode, it serves as transmit pin. A '0' written to this pin enables diagnostic mode.
- $\overline{\text{INT0}}$ (P3.2). Interrupt 0 input or gate control input for counter 0.
- $\overline{\text{INT1}}$ (P3.3). Interrupt 1 input or gate control input for counter 1.
- TO (P3.4). Input to counter 0.
- SCLK T1 (P3.5). In addition to I/O, this pin provides input to counter 1 or serves as SCLK (serial clock) input.
- $\overline{\text{WR}}$ (P3.6). The write control signal latches the data byte from Port 0 into the External Data Memory.
- $\overline{\text{RD}}$ (P3.7). The read control signal enables External Data Memory to Port 0.

RST

A high on this pin for two machine cycles while the oscillator is running resets the device. A small external pulldown resistor ($\approx 8.2\text{K}\Omega$) from RST to V_{SS} permits power-on reset when a capacitor ($\approx 10\mu\text{f}$) is also connected from this pin to V_{CC} .

ALE/PROG

Provides Address Latch Enable output used for latching the address into external memory during normal operation. It is activated every six oscillator periods except during an external data memory access. It also receives the program pulse input for programming the EPROM version.

PSEN

The Program Store Enable output is a control signal that enables the external Program Memory to the bus during external fetch operations. It is activated every six oscillator periods, except during external data memory accesses. Remains high during internal program execution.

EA/VPP

When held at a TTL high level, the RUP1-44 executes instructions from the internal ROM when the PC is less than 4096. When held at a TTL low level, the RUP1-44 fetches all instructions from external Program Memory. The pin also receives the 21V EPROM programming supply voltage on the 8744.

Table 1. RUPI-44 Family Pin Description (Continued)

XTAL 1

Input to the oscillator's high gain amplifier. Required when a crystal is used. Connect to VSS when external source is used on XTAL 2.

XTAL 2

Output from the oscillator's amplifier. Input to the internal timing circuitry. A crystal or external source can be used.




Figure 2. Logic Symbol




Figure 3A. DIP Pin Configuration




Figure 3B. PLCC Pin Configuration




Figure 4. Block Diagram

FUNCTIONAL DESCRIPTION

General

The 8044 integrates the powerful 8051 microcontroller with an intelligent Serial Communication Controller to provide a single-chip solution which will efficiently implement a distributed processing or distributed control system. The microcontroller is a self-sufficient unit containing ROM, RAM, ALU, and its own peripherals. The 8044's architecture and instruction set are identical to the 8051's. The 8044 replaces the 8051's serial interface with an intelligent SDLC/HDLC Serial Interface Unit (SIU). 64 more bytes of RAM have been added to the 8051 RAM array. The SIU can communicate at bit rates up to 2.4 M bps. The SIU works concurrently with the Microcontroller so that there is no throughput loss in either unit. Since the SIU possesses its own intelligence, the CPU is off-loaded from many of the communications tasks, thus dedicating more of its computing power to controlling local peripherals or some external process.

The Microcontroller

The microcontroller is a stand-alone high-performance single-chip computer intended for use in sophisticated real-time application such as instrumentation, industrial control, and intelligent computer peripherals.

The major features of the microcontroller are:

- 8-bit CPU
- on-chip oscillator
- 4K bytes of ROM
- 192 bytes of RAM
- 32 I/O lines
- 64K address space for external Data Memory
- 64K address space for external Program Memory
- two fully programmable 16-bit timer/counters
- a five-source interrupt structure with two priority levels
- bit addressability for Boolean processing




Figure 5. Internal Data Memory Address Space

- 1 μ s instruction cycle time for 60% of the instructions
- 2 μ s instruction cycle time for 40% of the instructions
- 4 μ s cycle time for 8 by 8 bit unsigned Multiply/Divide

INTERNAL DATA MEMORY

Functionally the Internal Data Memory is the most flexible of the address spaces. The Internal Data Memory space is subdivided into a 256-byte Internal Data RAM address space and a 128-bit Special Function Register address space as shown in Figure 5.

The Internal Data RAM address space is 0 to 255. Four 8-Register Banks occupy locations 0 through 31. The stack can be located anywhere in the Internal Data RAM address space. In addition, 128 bit locations of the on-chip RAM are accessible through Direct Addressing. These bits reside in Internal Data RAM at byte locations 32 through 47. Currently locations 0 through 191 of the Internal Data RAM address space are filled with on-chip RAM.

Parallel I/O

The 8044 has 32 general-purpose I/O lines which are arranged into four groups of eight lines. Each group is called a port. Hence there are four ports; Port 0, Port 1, Port 2, and Port 3. Up to five lines from Port 3 are dedicated to supporting the serial channel when the SIU is invoked. Due to the nature of the serial port, two of Port 3's I/O lines (P3.0 and P3.1) do not have latched outputs. This is true whether or not the serial channel is used.

Port 0 and Port 2 also have an alternate dedicated function. When placed in the external access mode, Port 0 and Port 2 become the means by which the 8044 communicates with external program memory. Port 0 and Port 2 are also the means by which the 8044 communicates with external data memory. Peripherals can be memory mapped into the address space and controlled by the 8044.

Table 2. MCS[®]-51 Instruction Set Description

Mnemonic	Description	Byte	Cyc
ARITHMETIC OPERATIONS			
ADD A,Rn	Add register to Accumulator	1	1
ADD A,direct	Add direct byte to Accumulator	2	1
ADD A,@Ri	Add indirect RAM to Accumulator	1	1
ADD A,#data	Add immediate data to Accumulator	2	1
ADDC A,Rn	Add register to Accumulator with Carry	1	1
ADDC A,direct	Add direct byte to A with Carry flag	2	1
ADDC A,@Ri	Add indirect RAM to A with Carry flag	1	1
ADDC A,#data	Add immediate data to A with Carry flag	2	1
SUBB A,Rn	Subtract register from A with Borrow	1	1
SUBB A,direct	Subtract direct byte from A with Borrow	2	1

Mnemonic	Description	Byte	Cyc
ARITHMETIC OPERATIONS (Continued)			
SUBB A,@Ri	Subtract indirect RAM from A with Borrow	1	1
SUBB A,#data	Subtract immediate data from A with Borrow	2	1
INC A	Increment Accumulator	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	1
INC @Ri	Increment indirect RAM	1	1
INC DPTR	Increment Data Pointer	1	2
DEC A	Decrement Accumulator	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	1
DEC @Ri	Decrement indirect RAM	1	1
MUL AB	Multiply A & B	1	4
DIV AB	Divide A by B	1	4
DA A	Decimal Adjust Accumulator	1	1

Mnemonic	Description	Byte	Cyc
LOGICAL OPERATIONS			
ANL A,Rn	AND register to Accumulator	1	1
ANL A,direct	AND direct byte to Accumulator	2	1
ANL A,@RI	AND indirect RAM to Accumulator	1	1
ANL A,#data	AND immediate data to Accumulator	2	1
ANL direct,A	AND Accumulator to direct byte	2	1
ANL direct,#data	AND immediate data to direct byte	3	2
ORL A,Rn	OR register to Accumulator	1	1
ORL A,direct	OR direct byte to Accumulator	2	1
ORL A,@Ri	OR indirect RAM to Accumulator	1	1
ORL A,#data	OR immediate data to Accumulator	2	1
ORL direct,A	OR Accumulator to direct byte	2	1
ORL direct,#data	OR immediate data to direct byte	3	2
XRL A,Rn	Exclusive-OR register to Accumulator	1	1
XRL A,direct	Exclusive-OR direct byte to Accumulator	2	1
XRL A,@RI	Exclusive-OR indirect RAM to A	1	1
XRL A,#data	Exclusive-OR immediate data to A	2	1
XRL direct,A	Exclusive-OR Accumulator to direct byte	2	1
XRL direct,#data	Exclusive-OR immediate data to direct	3	2
CLR A	Clear Accumulator	1	1
CPL A	Complement Accumulator	1	1

Mnemonic	Description	Byte	Cyc
LOGICAL OPERATIONS (Continued)			
RL A	Rotate Accumulator Left	1	1
RLC A	Rotate A Left through the Carry flag	1	1
RR A	Rotate Accumulator Right	1	1
RRC A	Rotate A Right through Carry flag	1	1
SWAP A	Swap nibbles within the Accumulator	1	1
DATA TRANSFER			
MOV A,Rn	Move register to Accumulator	1	1
MOV A,direct	Move direct byte to Accumulator	2	1
MOV A,@RI	Move indirect RAM to Accumulator	1	1
MOV A,#data	Move immediate data to Accumulator	2	1
MOV Rn,A	Move Accumulator to register	1	1
MOV Rn,direct	Move direct byte to register	2	2
MOV Rn,#data	Move immediate data to register	2	1
MOV direct,A	Move Accumulator to direct byte	2	1
MOV direct,Rn	Move register to direct byte	2	2
MOV direct,direct	Move direct byte to direct	3	2
MOV direct,@Ri	Move indirect RAM to direct byte	2	2
MOV direct,#data	Move immediate data to direct byte	3	2
MOV @Ri,A	Move Accumulator to indirect RAM	1	1
MOV @Ri,direct	Move direct byte to indirect RAM	2	2

Mnemonic	Description	Byte	Cyc
DATA TRANSFER (Continued)			
MOV @Ri, #data	Move immediate data to indirect RAM	2	1
MOV DPTR, #data16	Load Data Pointer with a 16-bit constant	3	2
MOVCA, @A + DPTR	Move Code byte relative to DPTR to A	1	2
MOVCA, @A + PC	Move Code byte relative to PC to A	1	2
MOVXA, @Ri	Move External RAM (8-bit addr) to A	1	2
MOVXA, @DPTR	Move External RAM (16-bit addr) to A	1	2
MOVX @Ri, A	Move A to External RAM (8-bit addr)	1	2
MOVX @DPTR, A	Move A to External RAM (16-bit) addr	1	2
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A, Rn	Exchange register with Accumulator	1	1
XCH A, direct	Exchange direct byte with Accumulator	2	1
XCH A, @Ri	Exchange indirect RAM with A	1	1
XCHD A, @Ri	Exchange low-order Digit ind RAM w A	1	1
BOOLEAN VARIABLE MANIPULATION			
CLR C	Clear Carry flag	1	1
CLR bit	Clear direct bit	2	1
SETB C	Set Carry Flag	1	1
SETB bit	Set direct Bit	2	1
CPL C	Complement Carry Flag	1	1
CPL bit	Complement direct bit	2	1
ANL C, bit	AND direct bit to Carry flag	2	2

Mnemonic	Description	Byte	Cyc
BOOLEAN VARIABLE MANIPULATION (Continued)			
ANL C, /bit	AND complement of direct bit to Carry	2	2
ORL C, /bit	OR direct bit to Carry flag	2	2
ORL C, /bit	OR complement of direct bit to Carry	2	2
MOV C, /bit	Move direct bit to Carry flag	2	1
MOV bit, C	Move Carry flag to direct bit	2	2
PROGRAM AND MACHINE CONTROL			
ACALL addr11	Absolute Subroutine Call	2	2
LCALL addr16	Long Subroutine Call	3	2
RET	Return from subroutine	1	2
RETI	Return from interrupt	1	2
AJMP addr11	Absolute Jump	2	2
LJMP addr16	Long Jump	3	2
SJMP rel	Short Jump (relative addr)	2	2
JMP @A + DPTR	Jump indirect relative to the DPTR	1	2
JZ rel	Jump if Accumulator is Zero	2	2
JNZ rel	Jump if Accumulator is Not Zero	2	2
JC rel	Jump if Carry flag is set	2	2
JNC rel	Jump if No Carry flag	2	2
JB bit, rel	Jump if direct Bit set	3	2
JNB bit, rel	Jump if direct Bit Not set	3	2
JBC bit, rel	Jump if direct Bit is set & Clear bit	3	2
CJNE A, direct, rel	Compare direct to A & Jump if Not Equal	3	2
CJNE A, #data, rel	Comp, immed, to A & Jump if Not Equal	3	2

Table 2. MCS®-51 Instruction Set Description (Continued)

Mnemonic	Description	Byte	Cyc
PROGRAM AND MACHINE CONTROL			
(Continued)			
CJNE Rn, #data, rel	Comp, immed, to reg & Jump if Not Equal	3	2
CJNE @Ri, #data, rel	Comp, immed, to ind. & Jump if Not Equal	3	2
DJNZ Rn, rel	Decrement register & Jump if Not Zero	2	2
DJNZ direct, rel	Decrement direct & Jump if Not Zero	3	2
NOP	No operation	1	1
Notes on data addressing modes:			
Rn	— Working register R0-R7		
direct	— 128 internal RAM locations, any I/O port, control or status register		
@Ri	— Indirect internal RAM location addressed by register R0 or R1		

Notes on data addressing modes:

(Continued)

#data — 8-bit constant included in instruction

#data16 — 16-bit constant included as bytes 2 & 3 of instruction

bit — 128 software flags, any I/O pin, control or status bit

Notes on program addressing modes:

addr16 — Destination address for LCALL & LJMP may be anywhere within the 64-K program memory address space

Addr11 — Destination address for ACALL & AJMP will be within the same 2-K page of program memory as the first byte of the following instruction

rel — SJMP and all conditional jumps include an 8-bit offset byte, Range is +127 -128 bytes relative to first byte of the following instruction

All mnemonic copyrighted© Intel Corporation 1979

Timer/Counters

The 8044 contains two 16-bit counters which can be used for measuring time intervals, measuring pulse widths, counting events, generating precise periodic interrupt requests, and clocking the serial communications. Internally the Timers are clocked at 1/12 of the crystal frequency, which is the instruction cycle time. Externally the counters can run up to 500 KHz.

Interrupt System

External events and the real-time driven on-chip peripherals require service by the CPU asynchronous to the execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution, a sophisticated multiple-source, two priority level, nested interrupt system is provided. Interrupt response latency ranges from 3 μ sec to 7 μ sec when using a 12 MHz clock.

All five interrupt sources can be mapped into one of the two priority levels. Each interrupt source can be enabled or disabled individually or the entire interrupt system can be enabled or disabled. The five interrupt sources are: Serial Interface Unit, Timer 1, Timer 2, and two external interrupts. The external interrupts can be either level or edge triggered.

Serial Interface Unit (SIU)

The Serial Interface Unit is used for HDLC/SDLC communications. It handles Zero Bit Insertion/Deletion, Flags automatic access recognition, and a 16-bit cyclic redundancy check. In addition it implements in hardware a subset of the SDLC protocol certain applications it is advantageous to have the CPU control the reception or transmission of every single frame. For this reason the SIU has two modes of operation: "AUTO" and "FLEXIBLE" (or "NON-AUTO"). It is in the AUTO mode that the SIU responds to SDLC frames without CPU intervention; whereas, in the FLEXIBLE mode the reception or transmission of every single frame will be under CPU control.

There are three control registers and eight parameter registers that are used to operate the serial interface. These registers are shown in Figure 5 and Figure 6. The control register set the modes of operation and provide status information. The eight parameter registers buffer the station address, receive and transmit control bytes, and point to the on-chip transmit and receive buffers.

Data to be received or transmitted by the SIU must be buffered anywhere within the 192 bytes of on-chip RAM. Transmit and receive buffers are not allowed to "wrap around" in RAM; a "buffer end" is generated after address 191 is reached.

REGISTER NAMES	SYMBOLIC ADDRESS	BIT ADDRESS	BYTE ADDRESS
B REGISTER	B	247 through 240	240 (F0H) ←
ACCUMULATOR	ACC	231 through 224	224 (E0H) ←
*THREE BYTE FIFO	FIFO		223 (DFH) ←
	FIFO		222 (DEH) ←
	FIFO		221 (DDH) ←
TRANSMIT BUFFER START	TBS		220 (DCH) ←
TRANSMIT BUFFER LENGTH	TBL		219 (DBH) ←
TRANSMIT CONTROL BYTE	TCB		218 (DAH) ←
*SIU STATE COUNTER	SIUST		217 (D9H) ←
SEND COUNT RECEIVE COUNT	NSNR	223 through 216	216 (D8H) ←
PROGRAM STATUS WORD	PSW	215 through 208	208 (D0H) ←
*DMA COUNT	DMA CNT		207 (CFH) ←
STATION ADDRESS	STAD		206 (CEH) ←
RECEIVE FIELD LENGTH	RFL		205 (CDH) ←
RECEIVE BUFFER START	RBS		204 (CCH) ←
RECEIVE BUFFER LENGTH	RBL		203 (CBH) ←
RECEIVE CONTROL BYTE	RCB		202 (CAH) ←
SERIAL MODE	SMD		201 (C9H) ←
STATUS REGISTER	STS	207 through 200	200 (C8H) ←
INTERRUPT PRIORITY CONTROL	IP	191 through 184	184 (B8H) ←
PORT 3	P3	183 through 176	176 (B0H) ←
INTERRUPT ENABLE CONTROL	IE	175 through 168	168 (A8H) ←
PORT 2	P2	167 through 160	160 (A0H) ←
PORT 1	P1	151 through 144	144 (90H) ←
TIMER HIGH 1	TH1		141 (8DH) ←
TIMER HIGH 0	TH0		140 (8CH) ←
TIMER LOW 1	TL1		139 (8BH) ←
TIMER LOW 0	TL0		138 (8AH) ←
TIMER MODE	TMOD		137 (89H) ←
TIMER CONTROL	TCON	143 through 136	136 (88H) ←
DATA POINTER HIGH	DPH		131 (83H) ←
DATA POINTER LOW	DPL		130 (82H) ←
STACK POINTER	SP		129 (81H) ←
PORT 0	P0	135 through 128	128 (80H) ←

SFR's CONTAINING DIRECT ADDRESSABLE BITS

231663-6

NOTE:

*ICE Support Hardware registers. Under normal operating conditions there is no need for the CPU to access these registers.

Figure 5. Mapping of Special Function Registers




Figure 6. Serial Interface Unit Control Registers

With the addition of only a few bytes of code, the 8044's frame size is not limited to the size of its internal RAM (192 bytes), but rather by the size of external buffer with no degradation of the RUP1's features (e.g. NRZI, zero bit insertion/deletion, address recognition, cyclic redundancy check). There is a special function register called SIUST whose contents dictates the operation of the SIU. At low data rates, one section of the SIU (the Byte Processor) performs no function during known intervals. For a given data rate, these intervals (stand-by mode) are fixed. The above characteristics make it possible to program the CPU to move data to/from external RAM and to force the SIU to perform some desired hardware tasks while transmission or reception is taking place. With these modifications, external RAM can be utilized as a transmit and received buffer instead of the internal RAM.

AUTO Mode

In the AUTO mode the SIU implements in hardware a subset of the SDLC protocol such that it responds to many SDLC frames without CPU intervention. All AUTO mode responses to the primary station will conform to IBM's SDLC definition. The advantages of the AUTO mode are that less software is required to implement a secondary station, and the hardware generated response to polls is much faster than doing it in software. However, the Auto mode can not be used at a primary station.

To transmit in the AUTO mode the CPU must load the Transmit Information Buffer, Transmit Buffer Start register, Transmit Buffer Length register, and set the Transmit Buffer Full bit. The SIU automatically responds to a poll by transmitting an information frame with the P/F bit in the control field set. When the SIU receives a positive acknowledgement from the primary station, it automatically increments the Ns field in the NSNR register and interrupts the CPU. A negative acknowledgement would cause the SIU to retransmit the frame.

To receive in the AUTO mode, the CPU loads the Receive Buffer Start register, the Receive Buffer Length register, clears the Receive Buffer Protect bit, and sets the Receive Buffer Empty bit. If the SIU is polled in this state, and the TBF bit indicates that the Transmit Buffer is empty, an automatic RR response will be generated. When a valid information frame is received the SIU will automatically increment Nr in the NSNR register and interrupt the CPU.

While in the AUTO mode the SIU can recognize and respond to the following commands without CPU intervention: I (Information), RR (Receive Ready), RNR (Receive Not Ready), REJ (Reject), and UP (Unnumbered Poll). The SIU can generate the fol-

lowing responses without CPU intervention: I (Information), RR (Receive Ready), and RNR (Receive Not Ready).

When the Receive Buffer Empty bit (RBE) indicates that the Receive Buffer is empty, the receiver is enabled, and when the RBE bit indicates that the Receive Buffer is full, the receiver is disabled. Assuming that the Receive Buffer is empty, the SIU will respond to a poll with an I frame if the Transmit Buffer is full. If the Transmit Buffer is empty, the SIU will respond to a poll with a RR command if the Receive Buffer Protect bit (RBP) is cleared, or an RNR command if RBP is set.

FLEXIBLE (or NON-AUTO) Mode

In the FLEXIBLE mode all communications are under control of the CPU. It is the CPU's task to encode and decode control fields, manage acknowledgements, and adhere to the requirements of the HDLC/SDLC protocols. The 8044 can be used as a primary or a secondary station in this mode.

To receive a frame in the FLEXIBLE mode, the CPU must load the Receive Buffer Start register, the Receive Buffer Length register, clear the Receive Buffer Protect bit, and set the Receive Buffer Empty bit. If a valid opening flag is received and the address field matches the byte in the Station Address register or the address field contains a broadcast address, the 8044 loads the control field in the receive control byte register, and loads the I field in the receive buffer. If there is no CRC error, the SIU interrupts the CPU, indicating a frame has just been received. If there is a CRC error, no interrupt occurs. The Receive Field Length register provides the number of bytes that were received in the information field.

To transmit a frame, the CPU must load the transmit information buffer, the Transmit Buffer Start register, the Transmit Buffer Length register, the Transmit Control Byte, and set the TBF and the RTS bit. The SIU, unsolicited by an HDLC/SDLC frame, will transmit the entire information frame, and interrupt the CPU, indicating the completion of transmission. For supervisory frames or unnumbered frames, the transmit buffer length would be 0.

CRC

The FCS register is initially set to all 1's prior to calculating the FCS field. The SIU will not interrupt the CPU if a CRC error occurs (in both AUTO and FLEXIBLE modes). The CRC error is cleared upon receiving of an opening flag.

Frame Format Options

In addition to the standard SDLC frame format, the 8044 will support the frames displayed in Figure 7. The standard SDLC frame is shown at the top of this figure. For the remaining frames the information field will incorporate the control or address bytes and the frame check sequences; therefore these fields will

be stored in the Transmit and Receive buffers. For example, in the non-buffered mode the third byte is treated as the beginning of the information field. In the non-addressed mode, the information field begins after the opening flag. The mode bits to set the frame format options are found in the Serial Mode register and the Status register.

FRAME OPTION	NFCS	NB	AM ¹	FRAME FORMAT					
Standard SDLC NON-AUTO Mode	0	0	0	F	A	C	I	FCS	F
Standard SDLC AUTO Mode	0	0	1	F	A	C	I	FCS	F
Non-Buffered Mode NON-AUTO Mode	0	1	1	F	A		I	FCS	F
Non-Addressed Mode NON-AUTO Mode	0	1	0	F		I	FCS	F	
No FCS Field NON-AUTO Mode	1	0	0	F	A	C	I		F
No FCS Field AUTO Mode	1	0	1	F	A	C	I		F
No FCS Field Non-Buffered Mode NON-AUTO Mode	1	1	1	F	A		I		F
No FCS Field Non-Addressed Mode NON-AUTO Mode	1	1	0	F		I		F	

Mode Bits:
AM — "AUTO" Mode/Addressed Mode
NB — Non-Buffered Mode
NFCS — No FCS Field Mode

Key to Abbreviations:
F = Flag (01111110) I = Information Field
A = Address Field FCS = Frame Check Sequence
C = Control Field

Note 1:
The AM bit function is controlled by the NB bit. When NB = 0, AM becomes AUTO mode select, when NB = 1, AM becomes Address mode select.

Figure 7. Frame Format Options

To realize an extended control field or an extended address field using the HDLC protocol, the FLEXIBLE mode must be used. For an extended control field, the SIU is programmed to be in the non-buffered mode. The extended control field will be the first and second bytes in the Receive and Transmit Buffers. For extended addressing the SIU is placed in the non-addressed mode. In this mode the CPU must implement the address recognition for received frames. The addressing field will be the initial bytes in the Transmit and Receive buffers followed by the control field.

The SIU can transmit and receive only frames which are multiples of 8 bits. For frames received with other than 8-bit multiples, a CRC error will cause the SIU to reject the frame.

SDLC Loop Networks

The SIU can be used in an SDLC loop as a secondary or primary station. When the SIU is placed in the Loop mode it receives the data on pin 10 and transmits the data one bit time delayed on pin 11. It can also recognize the Go ahead signal and change it into a flag when it is ready to transmit. As a secondary station the SIU can be used in the AUTO or FLEXIBLE modes. As a primary station the FLEXIBLE mode is used; however, additional hardware is required for generating the Go Ahead bit pattern. In the Loop mode the maximum data rate is 1 Mbps clocked or 375 Kbps self-clocked.

SDLC Multidrop Networks

The SIU can be used in a SDLC non-loop configuration as a secondary or primary station. When the SIU is placed in the non-loop mode, data is received and transmitted on pin 11, and pin 10 drives a tri-state buffer. In non-loop mode, modem interface pins, RTS and CTS, become available.

Data Clocking Options

The 8044's serial port can operate in an externally clocked or self clocked system. A clocked system provides to the 8044 a clock synchronization to the data. A self-clocked system uses the 8044's on-chip Digital Phase Locked Loop (DPLL) to recover the clock from the data, and clock this data into the Serial Receive Shift Register.

In this mode, a clock synchronized with the data is externally fed into the 8044. This clock may be generated from an External Phase Locked Loop, or possibly supplied along with the data. The 8044 can

2.4 Mbps.

This self clocked mode allows data transfer without a common system data clock. An on-chip Digital Phase Locked Loop is employed to recover the data clock which is encoded in the data stream. The DPLL will converge to the nominal bit center within eight bit transitions, worst case. The DPLL requires a reference clock of either 16 times (16x) or 32 times (32x) the data rate. This reference clock may be externally applied or internally generated. When internally generated either the 8044's internal logic clock (crystal frequency divided by two) or the timer 1 overflow is used as the reference clock. Using the internal timer 1 clock the data rates can vary from 244 to 62.5 Kbps. Using the internal logic clock at a 16x sampling rate, receive data can either be 187.5 Kbps, or 375 Kbps. When the reference clock for the DPLL is externally applied the data rates can vary from 0 to 375 Kbps at a 16x sampling rate.

To aid in a Phase Locked Loop capture, the SIU has a NRZI (Non Return to Zero Inverted) data encoding and decoding option. Additionally the SIU has a pre-frame sync option that transmits two bytes of alternating 1's and 0's to ensure that the receive station DPLL will be synchronized with the data by the time it receives the opening flag.

Control and Status Registers

There are three SIU Control and Status Registers:

Serial Mode Register (SMD)

Status/Command Register (STS)

Send/Receive Count Register (NSNR)

The SMD, STS, and NSNR, registers are all cleared by system reset. This assures that the SIU will power up in an idle state (neither receiving nor transmitting).

These registers and their bit assignments are described below.

SMD: Serial Mode Register (byte-addressable)

Bit 7:	6	5	4	3	2	1	0
SCM2	SCM1	SCM0	NRZI	LOOP	PFS	NB	NFCS

The Serial Mode Register (Address C9H) selects the operational modes of the SIU. The 8044 CPU can both read and write SMD. The SIU can read SMD but cannot write to it. To prevent conflict between CPU and SIU access to SMD, the CPU should write SMD only when the Request To Send (RTS) and

Receive Buffer Empty (RBE) bits (in the STS register) are both false (0). Normally, SMD is accessed only during initialization.

The individual bits of the Serial Mode Register are as follows:

Bit #	Name	Description
SMD.0	NFCS	No FCS field in the SDLC frame.
SMD.1	NB	Non-Buffered mode. No control field in the SDLC frame.
SMD.2	PFS	Pre-Frame Sync mode. In this mode, the 8044 transmits two bytes before the first flag of a frame, for DPLL synchronization. If NRZI is enabled, 00H is sent; otherwise, 55H is sent. In either case, 16 preframe transitions are guaranteed.
SMD.3	LOOP	Loop configuration.
SMD.4	NRZI	NRZI coding option. If bit = 1, NRZI coding is used. If bit = 0, then it is straight binary (NRZ).
SMD.5	SCM0	Select Clock Mode—Bit 0
SMD.6	SCM1	Select Clock Mode—Bit 1
SMD.7	SCM2	Select Clock Mode—Bit 2

The SCM bits decode as follows:

SCM	Data Rate (Bits/sec)*
2 1 0 Clock Mode	
0 0 0 Externally clocked	0-2.4M**
0 0 1 Reserved	
0 1 0 Self clocked, timer overflow	244-62.5K
0 1 1 Reserved	
1 0 0 Self clocked, external 16x	0-375K
1 0 1 Self clocked, external 32x	0-187.5K
1 1 0 Self clocked, internal fixed	375K
1 1 1 Self clocked, internal fixed	187.5K

NOTES:

*Based on a 12 Mhz crystal frequency

**0-1 M bps in loop configuration

STS: Status/Command Register (bit-addressable)

Bit:	7	6	5	4	3	2	1	0
	TBF	RBE	RTS	SI	BOV	OPB	AM	RBP

The Status/Command Register (Address C8H) provides operational control of the SIU by the 8044

CPU, and enables the SIU to post status information for the CPU's access. The SIU can read STS, and can alter certain bits, as indicated below. The CPU can both read and write STS asynchronously. However, 2-cycle instructions that access STS during both cycles ('JBC/B, REL' and 'MOV/B, C.') should not be used, since the SIU may write to STS between the two CPU accesses.

The individual bits of the Status/Command Register are as follows:

Bit #	Name	Description
STS.0	RBP	Receive Buffer Protect. Inhibits writing of data into the receive buffer. In AUTO mode, RBP forces an RNR response instead of an RR.
STS.1	AM	AUTO Mode/Addressed Mode. Selects AUTO mode where AUTO mode is allowed. If NB is true, (= 1), the AM bit selects the addressed mode. AM may be cleared by the SIU.
STS.2	OPB	Optional Poll Bit. Determines whether the SIU will generate an AUTO response to an optional poll (UP with P = 0). OPM may be set or cleared by the SIU.
STS.3	BOV	Receive Buffer Overrun. BOV may be set or cleared by the SIU.
STS.4	SI	SIU Interrupt. This is one of the five interrupt sources to the CPU. The vector location = 23H. SI may be set by the SIU. It should be cleared by the CPU before returning from an interrupt routine.
STS.5	RTS	Request To Send. Indicates that the 8044 is ready to transmit or is transmitting. RTS may be read or written by the CPU. RTS may be read by the SIU, and in AUTO mode may be written by the SIU.
STS.6	RBE	Receive Buffer Empty. RBE can be thought of as Receive Enable. RBE is set to one by the CPU when it is ready to receive a frame, or has just read the buffer, and to zero by the SIU when a frame has been received.
STS.7	TBF	Transmit Buffer Full. Written by the CPU to indicate that it has filled the transmit buffer. TBF may be cleared by the SIU.

NSNR: Send/Receive Count Register (bit-addressable)

Bit:	7	6	5	4	3	2	1	0
	NS2	NS1	NS0	SES	NR2	NR1	NR0	SER

The Send/Receive Count Register (Address D8H) contains the transmit and receive sequence numbers, plus tally error indications. The SIU can both read and write NSNR. The 8044 CPU can both read and write NSNR asynchronously. However, 2-cycle instructions that access NSNR during both cycles ('JBC /B, REL,' and 'MOV /B,C') should not be used, since the SIU may write to NSMR between the two 8044 CPU accesses.

The individual bits of the Send/Receive Count Register are as follows:

Bit #	Name	Description
NSNR.0	SER	Receive Sequence Error: NS (P) \neq NR (S)
NSNR.1	NR0	Receive Sequence Counter—Bit 0
NSNR.2	NR1	Receive Sequence Counter—Bit 1
NSNR.3	NR2	Receive Sequence Counter—Bit 2
NSNR.4	SES	Send Sequence Error: NR (P) \neq NS (S) and NR (P) \neq NS (S) + 1
NSNR.5	NS0	Send Sequence Counter—Bit 0
NSNR.6	NS1	Send Sequence Counter—Bit 1
NSNR.7	NS2	Send Sequence Counter—Bit 2

Parameter Registers

There are eight parameter registers that are used in connection with SIU operation. All eight registers may be read or written by the 8044 CPU. RFL and RCB are normally loaded by the SIU.

The eight parameter registers are as follows:

STAD: Station Address Register (byte-addressable)

The Station Address register (Address CEH) contains the station address. To prevent access conflict, the CPU should access STAD only when the SIU is idle (RTS = 0 and RBE = 0). Normally, STAD is accessed only during initialization.

TBS: Transmit Buffer Start Address Register (byte-addressable)

The Transmit Buffer Start address register (Address DCH) points to the location in on-chip RAM for the beginning of the I-field of the frame to be transmitted. The CPU should access TBS only when the SIU is not transmitting a frame (when TBF = 0).

TBL: Transmit Buffer Length Register (byte = addressable)

The Transmit Buffer Length register (Address DBH) contains the length (in bytes) of the I-field to be transmitted. A blank I-field (TBL = 0) is valid. The CPU should access TBL only when the SIU is not transmitting a frame (when TBF = 0).

NOTE:

The transmit and receive buffers are not allowed to "wrap around" in the on-chip RAM. A "buffer end" is automatically generated if address 191 (BFH) is reached.

TCB: Transmit Control Byte Register (byte-addressable)

The Transmit Control Byte register (Address DAH) contains the byte which is to be placed in the control field of the transmitted frame, during NON-AUTO mode transmission. The CPU should access TCB only when the SIU is not transmitting a frame (when TBF = 0). The N_{gand} N_R counters are not used in the NON-AUTO mode.

RBS: Receive Buffer Start Address Register (byte-addressable)

The Receive Buffer Start address register (Address CCH) points to the location in on-chip RAM where the beginning of the I-field of the frame being received is to be stored. The CPU should write RBS only when the SIU is not receiving a frame (when RBE = 0).

RBL: Receive Buffer Length Register (byte-addressable)

The Receive Buffer Length register (Address CBH) contains the length (in bytes) of the area in on-chip RAM allocated for the received I-field. RBL = 0 is valid. The CPU should write RBL only when RBE = 0.

RFL: Receive Field Length Register (byte-addressable)

The Receive Field Length register (Address CDH) contains the length (in bytes) of the received I-field that has just been loaded into on-chip RAM. RFL is loaded by the SIU. RFL = 0 is valid. RFL should be accessed by the CPU only when RBE = 0.

RCB: Receive Control Byte Register (byte-addressable)

The Received Control Byte register (Address CAH) contains the control field of the frame that has just been received. RCB is loaded by the SIU. The CPU can only read RCB, and should only access RCB when RBE = 0.

ICE Support

The 8044 In-Circuit Emulator (ICE-44) allows the user to exercise the 8044 application system and monitor the execution of instructions in real time.

The emulator operates with Intel's Inteltec development system. The development system interfaces with the user's 8044 system through an in-cable buffer box. The cable terminates in a 8044 pin-compatible plug, which fits into the 8044 socket in the user's system. With the emulator plug in place, the user can exercise his system in real time while collecting up to 255 instruction cycles of real-time data. In addition, he can single-step the program.

Static RAM is available (in the in-cable buffer box) to emulate the 8044 internal and external program memory and external data memory. The designer can display and alter the contents of the replacement memory in the buffer box, the internal data memory, and the internal 8044 registers, including the SFR's.

SIUST: SIU State Counter (byte-addressable)

The SIU State Counter (Address D9H) reflects the state of the internal logic which is under SIU control. Therefore, care must be taken not to write into this register. This register provides a useful means for debugging 8044 receiver problem.

Pin Capacitance	10	DF	Test (F _{TEST} = 1MHz)
Power Supply Current	500	mA	EA = VCC
Input Current to BST or Address Pin	500	µA	V _{IN} < (VCC - 1.5V)
Logical 1 Input Current to EA Pin of 8744H	500	µA	
Input Leakage Current (Port 0)	±10	µA	0.45 < V _{IN} < VCC
Logical 0 Input Current (XTAL2)	±10	µA	0.45 < V _{IN} < VCC
Logical 0 Input Current to EA Pin	15	mA	V _{IN} = 0.45V
Logical 0 Input Current (Port 1, 2, 3)	500	µA	V _{IN} = 0.45V
Output High Voltage (Port 0 External)	2.4	V	I _{OH} = -100 µA
Output High Voltage (Port 1, 2, 3)	2.4	V	I _{OH} = -80 µA
Output High Voltage (Except XTAL2)	2.4	V	I _{OH} = -2.2 mA

NOTES:
1. Sampled not 100% tested. T_A = 25°C.
2. Capacitive loading on Port 0 and 2 may cause spurious noise pulses to be superimposed on the VCC's of ALE and Port 1 and 3. The noise is due to internal bus capacitance discharging into the Port 0 and Port 2 pin when these pins make 1-to-0 transitions. In the worst case (capacitive loading > 100 pF), the noise pulse on the ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger. STORBE input.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature -65°C to -150°C
Voltage on \overline{EA} , VPP Pin to VSS . . . -0.5V to -21.5V
Voltage on Any Other Pin to VSS . . . -0.5V to -7V
Power Dissipation 2W

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = 5\text{V} = 10\%$, $V_{SS} = 0\text{V}$

Symbol	Parameter	Min	Max	Unit	Test Conditions
VIL	Input Low Voltage (Except \overline{EA} Pin of 8744H)	-0.5	0.8	V	
VIL1	Input Low Voltage to \overline{EA} Pin of 8744H	0	0.8	V	
VIH	Input High Voltage (Except XTAL2, RST)	2.0	$V_{CC} + 0.5$	V	
VIH1	Input High Voltage to XTAL2, RST	2.5	$V_{CC} + 0.5$	V	XTAL1 = VSS
VOL	Output Low Voltage (Ports 1, 2, 3)*		0.45	V	IOL = 1.6mA
VOL1	Output Low Voltage (Port 0, ALE, \overline{PSEN})*				
	8744H		0.60	V	IOL = 3.2 mA
	8044AH/8344AH		0.45	V	IOL = 2.4 mA
VOH	Output High Voltage (Ports 1, 2, 3)	2.4		V	IOH = -80 μA
VOH1	Output High Voltage (Port 0 in External Bus Mode, ALE, \overline{PSEN})	2.4		V	IOH = -400 μA
IIL	Logical 0 Input Current (Ports 1, 2, 3)		-500	μA	$V_{in} = 0.45\text{V}$
IIL1	Logical 0 Input Current to \overline{EA} Pin of 8744H only		-15	mA	
IIL2	Logical 0 Input Current (XTAL2)		-3.6	mA	$V_{in} = 0.45\text{V}$
ILI	Input Leakage Current (Port 0)				
	8744H 8044AH/8344AH		± 100 ± 10	μA μA	$0.45 < V_{in} < V_{CC}$ $0.45 < V_{in} < V_{CC}$
IIH	Logical 1 Input Current to \overline{EA} Pin of 8744H		500	μA	
IIH1	Input Current to RST to Activate Reset		500	μA	$V_{in} < (V_{CC} - 1.5\text{V})$
ICC	Power Supply Current: 8744H 8044AH/8344AH		285 170	mA mA	All Outputs Disconnected: $\overline{EA} = V_{CC}$
CIO	Pin Capacitance		10	pF	Test Freq. = 1MHz ⁽¹⁾

*NOTES:

1. Sampled not 100% tested. $T_A = 25^\circ\text{C}$.
2. Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the VOLs of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pin when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.

A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C to } +70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, Load Capacitance for Port 0, ALE, and PSEN = 100 pF, Load Capacitance for All Other Outputs = 80 pF

EXTERNAL PROGRAM MEMORY CHARACTERISTICS

Symbol	Parameter	12 MHz Osc		Variable Clock 1/TCLCL = 3.5 MHz to 12 MHz		Unit
		Min	Max	Min	Max	
TLHLL	ALE Pulse Width	127		2TCLCL-40		ns
TAVLL	Address Valid to ALE Low	43		TCLCL-40		ns
TLLAX ¹	Address Hold After ALE Low	48		TCLCL-35		ns
TLLIV	ALE Low to Valid Instr in 8744H		183		4TCLCL-150	ns
	8044AH/8344AH		233		4TCLCL-100	ns
TLLPL	ALE Low to $\overline{\text{PSEN}}$ Low	58		TCLCL-25		ns
TPLPH	$\overline{\text{PSEN}}$ Pulse Width 8744H	190		3TCLCL-60		ns
	8044AH/8344AH	215		3TCLCL-35		ns
TPLIV	$\overline{\text{PSEN}}$ Low to Valid Instr in 8744H		100		3TCLCL-150	ns
	8044AH/8344AH		125		3TCLCL-125	ns
TPXIX	Input Instr Hold After $\overline{\text{PSEN}}$	0		0		ns
TPXIZ ²	Input Instr Float After $\overline{\text{PSEN}}$		63		TCLCL-20	ns
TPXAV ²	$\overline{\text{PSEN}}$ to Address Valid	75		TCLCL-8		ns
TAVIV	Address to Valid Instr in 8744H		267		5TCLCL-150	ns
	8044AH/8344AH		302		5TCLCL-115	ns
TAZPL	Address Float to $\overline{\text{PSEN}}$	-25		-25		ns

NOTES:

1. TLLAX for access to program memory is different from TLLAX for data memory.
2. Interfacing RUP1-44 devices with float times up to 75ns is permissible. This limited bus contention will not cause any damage to Port 0 drivers.

EXTERNAL DATA MEMORY CHARACTERISTICS

Symbol	Parameter	12 MHz Osc		Variable Clock 1/TCLCL = 3.5 MHz to 12 MHz		Unit
		Min	Max	Min	Max	
TRLRH	\overline{RD} Pulse Width	400		6TCLCL-100		ns
TWLWH	\overline{WR} Pulse Width	400		6TCLCL-100		ns
TLLAX	Address Hold after ALE	48		TCLCL-35		ns
TRLDV	\overline{RD} Low to Valid Data In		252		5TCLCL-165	ns
TRHDX	Data Hold After \overline{RD}	0		0		ns
TRHDZ	Data Float After \overline{RD}		97		2TCLCL-70	ns
TLLDV	ALE Low to Valid Data In		517		8TCLCL-150	ns
TAVDV	Address to Valid Data In		585		9TCLCL-165	ns
TLLWL	ALE Low to \overline{RD} or \overline{WR} Low	200	300	3TCLCL-50	3TCLCL + 50	ns
TAVWL	Address to \overline{RD} or \overline{WR} Low	203		4TCLCL-130		ns
TQVWX	Data Valid to \overline{WR} Transition 8744H 8044AH/8344AH	13		TCLCL-70		ns
		23		TCLCL-60		ns
TQVWH	Data Setup Before \overline{WR} High	433		7TCLCL-150		ns
TWHQX	Data Held After \overline{WR}	33		TCLCL-50		ns
TRLAZ	\overline{RD} Low to Address Float		25		25	ns
TWHLH	\overline{RD} or \overline{WR} High to ALE High 8744H 8044AH/8344AH	33	133	TCLCL-50	TCLCL + 50	ns
		43	123	TCLCL-40	TCLCL + 50	ns

NOTE:

1. TLLAX for access to program memory is different from TLLAX for access data memory.


Serial Interface Characteristics

Symbol	Parameter	Min	Max	Unit
TCY	Data Clock	420		ns
TDCL	Data Clock Low	180		ns
TDCH	Data Clock High	100		ns
tTD	Transmit Data Delay		140	ns
tDSS	Data Setup Time	40		ns
tDHS	Data Hold Time	40		ns


WAVEFORMS

Memory Access


PROGRAM MEMORY READ CYCLE



DATA MEMORY READ CYCLE




DATA MEMORY WRITE CYCLE




SERIAL I/O WAVEFORMS



SYNCHRONOUS DATA TRANSMISSION




SYNCHRONOUS DATA RECEPTION



AC TESTING INPUT, OUTPUT, FLOAT WAVEFORMS



EXTERNAL CLOCK DRIVE XTAL2




Symbol	Parameter	Variable Clock Freq = 3.5 MHz to 12 MHz		Unit
		Min	Max	
TCLCL	Oscillator Period	83.3	285.7	ns
TCHCX	High Time	20	TCLCL-TCLCX	ns
TCLCX	Low Time	20	TCLCL-TCHCX	ns
TCLCH	Rise Time		20	ns
TCHCL	Fall Time		20	ns

4

This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, varies from 25 to 125 ns. This propagation delay is dependent on variables such as fanout, pin loading, propagation delay from output to output and component to component. Typically, propagation delays are approximately 50 ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.

CLOCK WAVEFORMS



This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component to component. Typically though, ($T_A = 25^\circ\text{C}$, fully loaded) RD and WR propagation delays are approximately 50 ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.

8744H EPROM CHARACTERISTICS

Erase Characteristics

Erase of the 8744H Program Memory begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 Ångstroms. Since sunlight and fluorescent lighting have wavelengths in this range, constant exposure to these light sources over an extended period of time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause unintentional erasure. If an application subjects the 8744H to this type of exposure, it is suggested that an opaque label be placed over the window.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Ångstroms) to an integrated dose of at least 15 W-sec/cm² rating for 20 to 30 minutes, at a distance of about 1 inch, should be sufficient.

Erase leaves the array in an all 1s state.

Programming the EPROM

To be programmed, the 8744H must be running with a 4 to 6 MHz oscillator. (The reason the oscillator needs to be running is that the internal bus is being used to transfer address and program data to appropriate registers.) The address of an EPROM location to be programmed is applied to Port 1 and pins P2.0-P2.3 of Port 2, while the data byte is applied to Port 0. Pins P2.4-P2.6 and $\overline{\text{PSEN}}$ should be held low, and P2.7 and RST high. (These are all TTL levels except RST, which requires 2.5V for high.) $\overline{\text{EA/VPP}}$ is held normally high, and is pulsed to +21V. While EA/VPP is at 21V, the ALE/ $\overline{\text{PROG}}$ pin, which is normally being held high, is pulsed low for 50 msec. Then EA/VPP is returned to high. This is illustrated in Fig-

ure 8. Detailed timing specifications are provided in the EPROM Programming and Verification Characteristics section of this data sheet.

Program Memory Security

The program memory security feature is developed around a "security bit" in the 8744H EPROM array. Once this "hidden bit" is programmed, electrical access to the contents of the entire program memory array becomes impossible. Activation of this feature is accomplished by programming the 8744H as described in "Programming the EPROM" with the exception that P2.6 is held at a TTL high rather than a TTL low. In addition, Port 1 and P2.0-P2.3 may be in any state. Figure 9 illustrates the security bit programming configuration. Deactivating the security feature, which again allows programmability of the EPROM, is accomplished by exposing the EPROM to ultraviolet light. This exposure, as described in "Erase Characteristics," erases the entire EPROM array. Therefore, attempted retrieval of "protected code" results in its destruction.

Program Verification

Program Memory may be read only when the "security feature" has not been activated. Refer to Figure 10 for Program Verification setup. To read the Program Memory, the following procedure can be used. The unit must be running with a 4 to 6 MHz oscillator. The address of a Program Memory location to be read is applied to Port 1 and pins P2.0-P2.3 of Port 2. Pins P2.4-P2.6 and $\overline{\text{PSEN}}$ are held at TTL low, while the ALE/ $\overline{\text{PROG}}$, RST, and $\overline{\text{EA/VPP}}$ pins are held at TTL high. (These are all TTL levels except RST, which requires 2.5V for high.) Port 0 will be the data output lines. P2.7 can be used as a read strobe. While P2.7 is held high, the Port 0 pins float. When P2.7 is strobed low, the contents of the addressed location will appear at Port 0. External pull-ups (e.g., 10K) are required on Port 0 during program verification.




Figure 8. Programming Configuration




Figure 9. Security Bit Programming Configuration





Figure 10. Program Verification Configuration

EPROM PROGRAMMING, SECURITY BIT PROGRAMMING AND VERIFICATION CHARACTERISTICS

TA = 21°C to 27°C, V_{CC} = 4.5V to 5.5V, V_{SS} = 0V

Symbol	Parameter	Min	Max	Units
V _{PP}	Programming Supply Voltage	20.5	21.5	V
I _{PP}	Programming Current		30	mA
1/TCLCL	Oscillator Frequency	4	6	MHz
TAVGL	Address Setup to $\overline{\text{PROG}}$	48TCLCL		
TGHAX	Address Hold after $\overline{\text{PROG}}$	48TCLCL		
TDVGL	Data Setup to $\overline{\text{PROG}}$	48TCLCL		
TGHDX	Data Hold after $\overline{\text{PROG}}$	48TCLCL		
TEHSH	$\overline{\text{ENABLE}}$ High to V _{pp}	48TCLCL		
TSHGL	V _{pp} Setup to $\overline{\text{PROG}}$	10		μsec
TGHSL	V _{pp} Hold after $\overline{\text{PROG}}$	10		μsec
TGLGH	$\overline{\text{PROG}}$ Width	45	55	msec
TAVQV	Address to Data Valid		48TCLCL	
TELQV	$\overline{\text{ENABLE}}$ to Data Valid		48TCLCL	
TEHQZ	Data Float after $\overline{\text{ENABLE}}$	0	48TCLCL	





5

CAN 82527 Controller

5

82527

SERIAL COMMUNICATIONS CONTROLLER CONTROLLER AREA NETWORK PROTOCOL

Automotive

- Supports CAN Specification 2.0
 - Standard Data and Remote Frames
 - Extended Data and Remote Frames
- Programmable Global Mask
 - Standard Message Identifier
 - Extended Message Identifier
- 15 Message Objects of 8-Byte Data Length
 - 14 Tx/Rx Buffers
 - 1 Rx Buffer with Programmable Mask
- Flexible CPU Interface
 - 8-Bit Multiplexed
 - 16-Bit Multiplexed
 - 8-Bit Non-Multiplexed (Synchronous/Asynchronous)
 - Serial Interface
- Programmable Bit Rate
- Programmable Clock Output
- Flexible Interrupt Structure
- Flexible Status Interface
- Configurable Output Driver
- Configurable Input Comparator
- Two 8-Bit Bidirectional I/O Ports
- 44-Lead PLCC Package
- Pinout Compatibility with the 82526

The 82527 serial communications controller is a highly integrated device that performs serial communication according to the CAN protocol. It performs all serial communication functions such as transmission and reception of messages, message filtering, transmit search, and interrupt search with minimal interaction from the host microcontroller, or CPU.

The 82527 is Intel's first device to support the standard and extended message frames in CAN Specification 2.0 Part B. It has the capability to transmit, receive, and perform message filtering on extended message frames. Due to the backwardly compatible nature of CAN Specification 2.0, the 82527 also fully supports the standard message frames in CAN Specification 2.0 Part A.

The 82527 features a powerful CPU interface that offers flexibility to directly interface to many different CPUs. It can be configured to interface with CPUs using an 8-bit multiplexed, 16-bit multiplexed, or 8-bit non-multiplexed address/data bus for Intel and non-Intel architectures. A flexible serial interface (SPI) is also available when a parallel CPU interface is not required.

The 82527 provides storage for 15 message objects of 8-byte data length. Each message object can be configured as either transmit or receive except for the last message object. The last message object is a receive-only buffer with a special mask design to allow select groups of different message identifiers to be received.

The 82527 also implements a global masking feature for message filtering. This feature allows the user to globally mask any identifier bits of the incoming message. The programmable global mask can be used for both standard and extended messages.

The 82527 offers hardware, or pinout, compatibility with the 82526. It is pin-to-pin compatible with the 82526 except for pins 9, 30, and 44. These pins are used as chip selects on the 82526 and are used as CPU interface mode selection pins on the 82527.

The 82527 is fabricated using Intel's reliable CHMOS III 5V technology and is available in a 44-lead PLCC for the automotive temperature range (-40°C to $+125^{\circ}\text{C}$).

NOTICE:

This is an ADVANCE INFORMATION DATA SHEET. The A.C. and D.C. parameters contained within this data sheet may change after full automotive temperature characterization of the device has been performed. Contact your local sales office before finalizing the Timing and D.C. characteristics of a design to verify you have the latest information.




Figure 1. 82527 Block Diagram




Figure 2. 44-Pin PLCC Package

PIN DESCRIPTION

The 82527 pins are described in this section. Table 1 presents the legend for interpreting the pin types.

Table 1. Pin Type Legend

Symbol	Description
I	Input only pin
O	Output only pin
I/O	Pin can be either input or output

PIN DESCRIPTIONS

Pin #	Pin Name	Pin Type	Pin Description
23	V _{SS1}	Ground	GROUND connection must be shorted externally to a V _{SS} board plane. Provides digital ground.
20	V _{SS2}	Ground	GROUND connection must be shorted externally to a V _{SS} board plane. Provides ground for analog comparator.
1	V _{CC}	Power	POWER connection must be shorted externally to +5V DC. Provides power for entire device.
18	XTAL1	I	Input for an external clock. XTAL1 (along with XTAL2) are the crystal connections to an internal oscillator.
19	XTAL2	O	Push-pull output from the internal oscillator. XTAL2 (along with XTAL1) are the crystal connections to an internal oscillator. If an external oscillator is used XTAL2 must be floated, or not be connected. XTAL2 must not be used as a clock output to drive other CPUs.
27	CLKOUT	O	Programmable clock output. This output may be used to drive the oscillator of the host microcontroller.
29	RESET #	I	A falling edge (high-to-low) transition causes a hardware reset.
8	CS #	I	A low level on this pin enables CPU access to the 82527 device.
24	INT # (V _{CC} /2)	O O	The interrupt pin is an open-drain output to the host microcontroller. V _{CC} /2 is the power supply for the ISO low speed physical layer. The function of this pin is determined by the MUX bit in the CPU Interface Register (Address 02H) as follows: MUX = 1: pin 24 = V _{CC} /2, pin 11 = INT # MUX = 0: pin 24 = INT #
22 21	RX0 RX1	I I	Inputs from the CAN bus line(s) to the input comparator. A recessive level is read when RX0 > RX1. A dominant level is read when RX1 > RX0. When the CoBy bit (Bus Configuration register) is programmed as a "1", the input comparator is bypassed and RX0 is the CAN bus line input.
26 25	TX0 TX1	O O	Serial data push-pull output to the CAN bus line. During a recessive bit TX0 is high and TX1 is low. During a dominant bit TX0 is low and TX1 is high.

Pin #	Pin Name	Pin Type	Pin Description
4	AD0/A0/ICP	I/O-I-I	Address/Data bus in 8-bit multiplexed mode.
3	AD1/A1/CP	I/O-I-I	Address bus in 8-bit non-multiplexed mode.
2	AD2/A2/CSAS	I/O-I-I	Low byte of A/D bus in 16-bit multiplexed mode.
43	AD3/A3/STE	I/O-I	In Serial Interface mode, the following pins have the following meaning:
42	AD4/A4/MOSI	I/O-I-I	AD0: ICP Idle Clock Polarity
41	AD5/A5	I/O-I	AD1: CP Clock Phase
40	AD6/A6/SCLK	I/O-I-I	AD2: CSAS Chip Select Active State
39	AD7/A7	I/O-I	AD3: STE Sync Transmit Enable
			AD6: SCLK Serial Clock Input
			AD4: MOSI Serial Data Input
38	AD8/D0/P1.0	I/O-O-I/O	High byte of A/D bus in 16-bit multiplexed mode.
37	AD9/D1/P1.1	I/O-O-I/O	Data bus in 8-bit non-multiplexed mode.
36	AD10/D2/P1.2	I/O-O-I/O	Low speed I/O port. P1 pins in 8-bit multiplexed mode and serial mode. Port pins have weak pullups until the port is configured by writing to 9FH and AFH.
35	AD11/D3/P1.3	I/O-O-I/O	
34	AD12/D4/P1.4	I/O-O-I/O	
33	AD13/D5/P1.5	I/O-O-I/O	
32	AD14/D6/P1.6	I/O-O-I/O	
31	AD15/D7/P1.7	I/O-O-I/O	
17	P2.0	I/O	P2 in all modes.
16	P2.1	I/O	P2.6 is INT# when MUX = 1 and is open-drain.
15	P2.2	I/O	P2.7 is WRH# in 16-bit multiplexed mode.
14	P2.3	I/O	
13	P2.4	I/O	
12	P2.5	I/O	
11	P2.6/INT#	I/O-O	
10	P2.7/WRH#	I/O-I	
44	Mode0	I	These pins select one of the four parallel interfaces. These pins are weakly held low during reset.
30	Mode1	I	
			Mode1 Mode0
			0 0 8-bit multiplexed — Intel
			0 0 Serial Interface mode entered when RD# = 0, WR# = 0 upon reset.
			0 1 16-bit multiplexed — Intel
			1 0 8-bit multiplexed — non-Intel
			1 1 8-bit non-multiplexed
5	ALE/AS	I-I	ALE used for Intel modes. AS used for non-Intel modes.
6	RD#	I	RD# used for Intel modes.
	E	I	E used for non-Intel modes.
7	WR#	I	WR# used for Intel modes.
	R/W#	I	R/W# used for non-Intel modes.
28	READY	O	READY is an output to synchronize accesses from the host microcontroller to the 82527. READY is an open-drain output to the host microcontroller.
	MISO	O	MISO is the serial data output for the serial interface mode.
9	DSACK0#	O	DSACK0# is an open-drain output to synchronize accesses from the host microcontroller to the 82527.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

Storage Temperature -60°C to +150°C

Voltage from Any Pin
to V_{SS} -0.5V to +7.0V

NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

D.C. Characteristics V_{CC} = 5V ± 10%; T_A = -40°C to +125°C

Symbol	Parameter	Min	Max	Conditions
V _{IL}	Input Low Voltage (All except XTAL1, XTAL2, RX0, RX1, AD0-AD7 in Mode 3)	-0.5V	0.8V	
V _{IL1}	Input Low Voltage for AD0-AD7 in Mode 3	-0.5V	0.5V	
V _{IL2}	Input Low Voltage (RX0) for Comparator Bypass Mode		0.5V	
V _{IH}	Input High Voltage (All except XTAL1, XTAL2, RX0, RX1, RESET#)	3.0V	V _{CC} + 0.5V	
V _{IH1}	Input High Voltage (RESET#)	3.0V	V _{CC} + 0.5V	
V _{IH1}	Input High Voltage (RESET#) Hysteresis on RESET#	3.0V 200 mV	V _{CC} + 0.5V	
V _{IH2}	Input High Voltage (RX0) for Comparator Bypass Mode	4.0V		
V _{OL}	Output Low Voltage (All Outputs except TX0, TX1)		0.45V	I _{OL} = 1.6 mA
V _{OH}	Output High Voltage (All Outputs except TX0, TX1, CLOCKOUT)	V _{CC} - 0.8V		I _{OH} = -200 μA
V _{OHR1}	Output High Voltage (CLOCKOUT)	0.8 V _{CC}		I _{OH} = -80 μA
I _{LK}	Input Leakage Current		± 10 μA	V _{SS} < V _{IN} < V _{CC}
C _{IN}	PIN Capacitance**		10 pF	f _{XTAL} = 1 KHz
I _{CC}	Supply Current ⁽¹⁾		50 mA	f _{XTAL} = 16 MHz
I _{SLEEP}	Sleep Current ⁽¹⁾ with V _{CC} /2 Output Enabled, No Load with V _{CC} /2 Output Disabled		700 μA 100 μA	
I _{PD}	Powerdown Current ⁽¹⁾		25 μA	XTAL1 Clocked

NOTE:

**Typical value based on characterization data.

Port pins are weakly held after reset until the port configuration registers are written (9FH, AFH).

1. All pins are driven to V_{SS} or V_{CC} including RX0 and RX1.

A.C. Characteristics for 8/16-Bit Multiplexed Intel Modes (Modes 0, 1)

Conditions: $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$, $C_L = 100$ pF

Symbol	Parameter	Min	Max	Conditions
$1/t_{XTAL}$	Oscillator Frequency	8 MHz	16 MHz	
$1/t_{SCLK}$	System Clock Frequency	4 MHz	10 MHz	
$1/t_{MCLK}$	Memory Clock Frequency	2 MHz	8 MHz	
t_{AVLL}	Address Valid to ALE Low	20 ns		
t_{LLAX}	Address Hold after ALE Low	20 ns		
t_{LHLL}	ALE High Time	30 ns		
t_{LLRL}	ALE Low to RD# Low	20 ns		
t_{CLLL}	CS# Low to ALE Low	20 ns		
t_{QVWH}	Data Setup to WR# High	30 ns		
t_{WHQX}	Input Data Hold after WR# High	20 ns		
t_{WLWH}	WR# Pulse Width	40 ns		
t_{WHLH}	WR# High to Next ALE High	8 ns		
t_{WHCH}	WR# High to CS# High	0 ns		
t_{RLRH}	RD# Pulse Width This time is long enough to initiate a double read cycle by loading the High Speed Registers (04H, 05H), but is too short to READ from 04H and 05H (See t_{RLDV})	40 ns		
t_{RLDV}	RD# Low to Data Valid (Only for Registers 02H, 04H, 05H)	0 ns	45 ns	
t_{RLDV1}	RD# Low Data to Data Valid (for Registers except 02H, 04H, 05H) for Read Cycle without a Previous Write ⁽¹⁾ for Read Cycle with a Previous Write ⁽¹⁾		$1.5 t_{MCLK} + 100$ ns $3.5 t_{MCLK} + 100$ ns	
t_{RHDZ}	Data Float after RD# High	0 ns	45 ns	
t_{CLYV}	CS# Low to READY Setup Condition: Load Capacitance on the READY Output: 50 pF		32 ns 40 ns	$V_{OL} = 1.0V$ $V_{OL} = 0.45V$
t_{WLYZ}	WR# Low to READY Float for a Write Cycle if No Previous Write is Pending ⁽²⁾		145 ns	
t_{WHYZ}	End of Last Write to READY Float for a Write Cycle if a Previous Write Cycle is Active ⁽²⁾		$2 t_{MCLK} + 100$ ns	
t_{RLYZ}	RD# Low to READY Float (for registers except 02H, 04H, 05H) for Read Cycle without a Previous Write ⁽¹⁾ for Read Cycle with a Previous Write ⁽¹⁾		$2 t_{MCLK} + 100$ ns $4 t_{MCLK} + 100$ ns	
t_{WHDV}	WR# High to Output Data Valid on Port 1/2	t_{MCLK}	$2 t_{MCLK} + 500$ ns	

NOTES:




References to WR# also pertain to WRH#.

1. Definition of "read cycle without a previous write": The time between the rising edge of WR# / WRH# (for the previous write cycle) and the falling edge of RD# (for the current read cycle) is greater than $2 t_{MCLK}$.

2. Definition of "write cycle with a previous write": The time between the rising edge of WR# / WRH# (for the previous write cycle) and the rising edge of WR# / WRH# (for the current write cycle) is less than $2 t_{MCLK}$.

ADVANCE INFORMATION

A.C. Characteristics for 8/16-Bit Multiplexed Intel Modes (Modes 0, 1)




A.C. Characteristics for 8-Bit Multiplexed Non-Intel Mode (Mode 2)Conditions: $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $C_L = 100\text{ pF}$

Symbol	Parameter	Min	Max
$1/t_{XTAL}$	Oscillator Frequency	8 MHz	16 MHz
$1/t_{SCLK}$	System Clock Frequency	4 MHz	10 MHz
$1/t_{MCLK}$	Memory Clock Frequency	2 MHz	8 MHz
t_{AVSL}	Address Valid to AS Low	33 ns	
t_{SLAX}	Address Hold after AS Low	20 ns	
t_{ELDZ}	Data Float after E Low	0 ns	45 ns
t_{EHDV}	E High to Data Valid for Registers 02H, 04H, 05H	0 ns	45 ns
	for Read Cycle without a Previous Write ⁽¹⁾ for Read Cycle with a Previous Write (for Registers except for 02H, 04H, 05H)		$1.5 t_{MCLK} + 100\text{ ns}$ $3.5 t_{MCLK} + 100\text{ ns}$
t_{QVEL}	Data Setup to E Low	30 ns	
t_{ELQX}	Input Data Hold after E Low	20 ns	
t_{ELDV}	E Low to Output Data Valid on Port 1/2	t_{MCLK}	$2 t_{MCLK} + 500\text{ ns}$
t_{EHEL}	E High Time	45 ns	
t_{ELEL}	End of Previous Write (Last E Low) to E Low for a Write Cycle	$2 t_{MCLK}$	
t_{SHSL}	AS High Time	30 ns	
t_{RSEH}	Setup Time of R/W# to E High	30 ns	
t_{SLEH}	AS Low to E High	20 ns	
t_{CLSL}	CS# Low to AS Low	20 ns	
t_{ELCH}	E Low to CS# High	0 ns	

NOTES:

- Definition of "Read Cycle without a Previous Write": The time between the falling edge of E (for the previous write cycle) and the rising edge of E (for the current read cycle) is greater than $2 t_{MCLK}$.
- Definition of "Write Cycle with a Previous Write": The time between the falling edge of E (for the previous write cycle) and the falling edge of E (for the current write cycle) is less than $2 t_{MCLK}$.

A.C. Characteristics for 8-Bit Multiplexed Non-Intel Mode (Mode 2)



5

A.C. Characteristics for 8-Bit Non-Multiplexed Asynchronous (mode 0)

Conditions: $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$, $C_L = 100$ pF

Symbol	Parameter	Min	Max
$1/t_{XTAL}$	Oscillator Frequency	8 MHz	16 MHz
$1/t_{SCLK}$	System Clock Frequency	4 MHz	10 MHz
$1/t_{MCLK}$	Memory Clock Frequency	2 MHz	8 MHz
t_{AVCL}	Address or R/W# Valid to CS# Low Setup	3 ns	
t_{CLDV}	CS# Low to Data Valid for High Speed Registers (02H, 04H, 05H)	0 ns	55 ns
	For Low Speed Registers (Read Cycle without Previous Write)(1)	0 ns	$1.5 t_{MCLK} + 100$ ns
	For Low Speed Registers (Read Cycle with Previous Write)(1)	0 ns	$3.5 t_{MCLK} + 100$ ns
t_{KLDV}	DSACK0# Low to Output Data Valid	<0 ns	23 ns
t_{CHDV}	82527 Input Data Hold after CS# High	25 ns	
t_{CHDH}	82527 Output Data Hold after CS# High	0 ns	
t_{CHDZ}	CS# High to Output Data Float		35 ns
t_{CHKH}	CS# High to DSACK0# = 2.4V(3)	0 ns	55 ns
t_{CHKZ}	CS# High to DSACK0# Float	0 ns	100 ns
t_{CHCL}	CS# Width between Successive Cycles	25 ns	
t_{CHAI}	CS# High to Address Invalid	10 ns	
t_{CHRI}	CS# High to R/W# Invalid	5 ns	
t_{CLCH}	CS# Width Low	65 ns	
t_{DVCH}	CPU Write Data Valid to CS# High	32 ns	
t_{CLKL}	CS# Low to DSACK0# Low for High Speed Registers and Low Speed Registers Write Access without Previous Write(2)	0 ns	65 ns
t_{CHKL}	End of Previous Write (CS# High) to DSACK0# Low for a Write Cycle with a Previous Write(2)	0 ns	$2 t_{MCLK} + 145$ ns

NOTES:


E and AS must be tied high in this mode.

1. Definition of "Read Cycle without a Previous Write": The time between the rising edge of CS# (for the previous write cycle) and the falling edge of CS# (for the current read cycle) is greater than $2 t_{MCLK}$.


2. Definition of "Write Cycle without a Previous Write": The time between the rising edge of CS# (for the previous write cycle) and the rising edge of CS# (for the current write cycle) is greater than $2 t_{MCLK}$.

3. An on-chip pullup will drive DSACK0# to approximately 2.4V. An external pullup is required to drive this signal to a higher voltage.

A.C. Characteristics for 8-Bit Non-Multiplexed Asynchronous Mode (Mode 3)



A.C. Characteristics for 8-Bit Non-Multiplexed Asynchronous Mode (Mode 3)




A.C. Characteristics for 8-Bit Non-Multiplexed Synchronous Mode (Mode 3)Conditions: $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $C_L = 100\text{ pF}$


Symbol	Parameter	Min	Max
$1/t_{XTAL}$	Oscillator Frequency	8 MHz	16 MHz
$1/t_{SCLK}$	System Clock Frequency	4 MHz	10 MHz
$1/t_{MCLK}$	Memory Clock Frequency	2 MHz	8 MHz
t_{EHDV}	E High to Data Valid out of High Speed Register (02H, 04H, 05H)		55 ns
	Read Cycle without Previous Write for Low Speed Registers ⁽¹⁾		$1.5 t_{MCLK} + 100\text{ ns}$
	Read Cycle with Previous Write for Low Speed Registers ⁽¹⁾		$3.5 t_{MCLK} + 100\text{ ns}$
t_{ELDH}	Data Hold after E Low for a Read Cycle	5 ns	
t_{ELDZ}	Data Float after E Low		35 ns
t_{ELDV}	Data Hold after E Low for a Write Cycle	25 ns	
t_{AVEH}	Address and R/W# to E Setup	25 ns	
t_{ELAV}	Address and R/W# Valid after E Falls	15 ns	
t_{CVEH}	CS# Valid to E High	0 ns	
t_{ELCV}	CS# Valid after E Low	0 ns	
t_{DVEL}	Data Setup to E Low	55 ns	
t_{EHEL}	E Active Width	100 ns	
t_{AVAV}	Start of a Write Cycle after a Previous Write Access	$2 t_{MCLK}$	
t_{AVCL}	Address or R/W# to CS# Low Setup	3 ns	
t_{CHAI}	CS# High to Address Invalid	10 ns	

NOTES:


1. Definition of "Read Cycle without a Previous Write": The time between the falling edge of E (for the previous write cycle) and the rising edge of E (for the current read cycle) is greater than $2 t_{MCLK}$.



A.C. Characteristics for 8-Bit Non-Multiplexed Synchronous Mode (Mode 3)




A.C. Characteristics for 8-Bit Non-Multiplexed Synchronous Mode (Mode 3)





A.C. Characteristics for Serial Interface Mode

Conditions: $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$, $C_L = 100$ pF


Symbol	Parameter	Min	Max
SCLK	SPI Clock	0.5 MHz	4.2 MHz
t_{CYC}	1/SCLK	238 ns	2000 ns
t_{SKHI}	Minimum Clock High Time	84 ns	
t_{SKLO}	Minimum Clock Low Time	84 ns	
t_{LEAD}	ENABLE Lead Time	70 ns	
t_{LAG}	Enable Lag Time	109 ns	
t_{ACC}	Access Time		60 ns
t_{PDO}	Maximum Data Out Delay Time		59 ns
t_{HO}	Minimum Data Out Hold Time	0 ns	
t_{DIS}	Maximum Data Out Disable Time		665 ns
t_{SETUP}	Minimum Data Setup Time	35 ns	
t_{HOLD}	Minimum Data Hold Time	84 ns	
t_{RISE}	Maximum Time for Input to go from V_{OL} to V_{OH}		100 ns
t_{FALL}	Maximum Time for Input to go from V_{OH} to V_{OL}		100 ns
t_{CS}	Minimum Time between Consecutive CS # Assertions	670 ns	



A.C. Characteristics for Serial Interface Mode



A.C. TESTING INPUT



DATA SHEET REVISION HISTORY

This is the -003 revision of the 82527 data sheet. The following differences exist between the -002 version and the -003 revision.

1. The data sheet has been revised to ADVANCE from PRELIMINARY, indicating the specifications have been verified through electrical tests.
2. ABSOLUTE MAXIMUM RATINGS have been added.
3. V_{IL} no longer applies to the AD0-AD7 pins in CPU Interface mode 3.
4. V_{IL1} has been added to specify Input Low Voltage for AD0-AD7 pins in CPU Interface mode 3 as $-0.5V$ minimum and $+0.5V$ maximum.
5. I_{CC} supply current has been reduced to 50 mA from 100 mA.
6. Note 2 was added stating during I_{PD} testing, all pins are driven to V_{SS} or V_{CC} , including RX0 and RX1.
7. t_{AVLL} has been decreased to 20 ns from 33 ns.
8. t_{RLDV1} has been decreased to $1.5 t_{MCLK} + 100$ ns from $2 t_{MCLK} + 100$ ns for a Read Cycle without a previous Write (Modes 0, 1).
 t_{RLDV1} has been decreased to $3.5 t_{MCLK} + 100$ ns from $4 t_{MCLK} + 100$ ns for a Read Cycle with a previous Write (Modes 0, 1).
9. t_{CLYV} has added the condition of $V_{OL} = 1.0V$ for a 32 ns delay. t_{CLYV} is 40 ns for $V_{OL} = 0.45$ (Modes 0, 1).
10. t_{WHYZ} has been decreased to $2 t_{MCLK} + 100$ ns from $2 t_{MCLK} + 145$ ns (Modes 0, 1).
11. t_{EHDV} has been decreased to $1.5 t_{MCLK} + 100$ ns from $2 t_{MCLK} + 100$ ns for a Read Cycle without a previous Write (Mode 2).
 t_{EHDV} has been decreased to $3.5 t_{MCLK} + 100$ ns from $4 t_{MCLK} + 100$ ns for a Read Cycle with a previous Write (Mode 2).
12. t_{EEL} has been decreased to $2 t_{MCLK}$ from $2 t_{MCLK} + 145$ ns (Mode 2).
13. t_{CLDV} has been decreased to 55 ns from 65 ns (Mode 3).
14. t_{CHKH} is specified for $V_{IH} = 2.4V$, decreased from $V_{IH} = 3.0V$. Note 3 has been added which states an on-chip pullup will drive DSACK0# to approximately 2.4V. An external pullup is required to drive this signal to a higher voltage (Mode 3).
15. t_{CHAI} has been increased to 10 ns from 5 ns. t_{CHAI} no longer includes CS# High to R/W# Invalid (Mode 3).
16. $t_{CHRI} = 5$ ns has been added to specify CS# High to R/W# Invalid (Mode 3).

17. t_{EHDV} has been decreased to 55 ns from 65 ns for Reads of the High Speed Registers (Mode 3).
18. t_{EHDV} has been decreased to $1.5 t_{MCLK} + 100$ ns from $2 t_{MCLK} + 100$ ns for a Read Cycle without a previous Write (Mode 3).
 t_{EHDV} has been decreased to $3.5 t_{MCLK} + 100$ ns from $4 t_{MCLK} + 100$ ns for a Read Cycle with a previous Write (Mode 3).
19. The t_{AVAV} specification name has been corrected to t_{AVAV} (Mode 3).
20. t_{CHAI} has been increased to 10 ns from 5 ns (Mode 3).
21. The input voltage in the A.C. Testing Input Diagram have been revised to $V_{CC} - 0.5V$ from 3.0V (high level) and revised to 0.1V from 0.8V (low level).

The following differences exist between the -001 version and the -002 revision.

1. The RAM block in Figure 1. 82527 Block Diagram was previously called DPRAM.
2. The INT#/($V_{CC}/2$) pin in Figure 2. 44-Pin PLCC Package and in other descriptions was previously called the INT#/($V_{DD}/2$) pin.
3. The Mode0 and Mode1 pin descriptions were modified to include the following note: These pins are weakly held low during reset.
4. The DSACK0# pin description was changed to reflect an open-drain output.
5. V_{IL1} for RX0 in comparator bypass mode was added.
6. V_{IH1} hysteresis on RESET# was added.
7. V_{IH2} for RX0 in comparator bypass mode was added.
8. ISLEEP current with $V_{CC}/2$ output enabled was corrected from 700 μA minimum to 700 μA maximum.
9. ISLEEP current with $V_{CC}/2$ output disabled was corrected from 100 μA minimum to 100 μA maximum.
10. I_{PD} current was changed from 10 μA minimum to 25 μA maximum.
11. The following note was added to the electrical characteristics: Port pins are weakly held high after reset until the port configuration registers are written (9FH, AFH).

12. The following D.C. Characteristics Specifications have been removed and replaced by the Internal Delay 1 and Internal Delay 2 specifications. These specifications reflect the production test methodology which requires these two delays to be tested together.
 - a. Delay Dominant to Recessive
 - b. Delay Recessive to Dominant
 - c. Input Delay with Comparator Bypassed
 - d. Rise Time
 - e. Fall Time
13. The following A.C. Characteristics for 8-Bit/16-Bit Multiplexed Intel Modes (Modes 0,1) have been changed:
 - a. $1/t_{MCLK}$ has been increased to 8 MHz from 5 MHz.
 - b. t_{LLAX} has been decreased to 20 ns from 22.5 ns.
 - c. t_{LLRL} has been increased to 20 ns from 0 ns.
 - d. t_{CLLL} has been added.
 - e. t_{WHLH} has been increased to 8 ns from 0 ns.
 - f. t_{WHCH} has been added.
 - g. t_{RLDV1} has been added.
 - h. t_{WLYH} has been changed to t_{WLYZ} to reflect the READY pin is an open-drain output.
 - i. t_{WHYH} has been changed to t_{WHYZ} to reflect the READY pin is an open-drain output.
 - j. t_{RLYH} has been changed to t_{RLYZ} to reflect the READY pin is an open-drain output.
 - k. t_{WHDV} has been increased to $2 t_{MCLK} + 250$ ns from $2 t_{MCLK} + 100$ ns.
 - l. The following note was added: References to $WR\#$ also pertain to $WRH\#$.
 - m. The following definition was added for a "read cycle without a previous write": The time between the rising edge of $WR\#$ / $WRH\#$ (for the previous write cycle) and the falling edge of $RD\#$ (for the current read cycle) is greater than $2 t_{MCLK}$.
 - n. The following definition was added for a "write cycle with a previous write": The time between the rising edge of $WR\#$ / $WRH\#$ (for the previous write cycle) and the next rising edge of $WR\#$ / $WRH\#$ (for the current write cycle) is less than $2 t_{MCLK}$.
14. The timing diagrams for 8-Bit/16-Bit Multiplexed Intel Modes (Modes 0,1) have been changed to show ALE rising before $CS\#$ falls.
15. The following A.C. Characteristics for 8-Bit Multiplexed Non-Intel Modes (Modes 2) have been changed:
 - a. $1/t_{MCLK}$ has been increased to 8 MHz from 5 MHz.
 - b. t_{SLAX} has been decreased to 20 ns from 22.5 ns.
 - c. t_{EVDV} has been decreased to $(2, 4) t_{MCLK} + 100$ ns from $(2, 4) t_{MCLK} + 145$ ns.
 - d. t_{ELDV} minimum has been decreased to t_{MCLK} from $t_{MCLK} + 100$ ns.
 - e. t_{ELDV} maximum has been increased to $2 t_{MCLK} + 500$ ns from $2 t_{MCLK} + 100$ ns.
 - f. t_{EHEL} for registers except 02H, 04H, 05H has been renamed to t_{EEL} and the specification has been decreased to $2 t_{MCLK} + 145$ ns from $4 t_{MCLK} + 145$ ns.
 - g. t_{SLEH} has been increased to 20 ns from 0 ns.
 - h. t_{CLSL} has been added.
 - i. t_{ELCH} has been added.
 - j. The following definition was added for a "read cycle without a previous write": The time between the falling edge of E (for the previous write cycle) and the rising edge of E (for the current read cycle) is greater than $2 t_{MCLK}$.
 - k. The following definition was added for a "write cycle with a previous write": The time between the falling edge of E (for the previous write cycle) and the next falling edge of E (for the current write cycle) is less than $2 t_{MCLK}$.

16. The following A.C. Characteristics for 8-Bit Non-Multiplexed Asynchronous Mode (Mode 3) have been changed:

- $1/t_{MCLK}$ has been increased to 8 MHz from 5 MHz.
- t_{CLDV} has been decreased for low speed registers to $(2, 4) t_{MCLK} + 100$ ns from $(2, 4) t_{MCLK} + 145$ ns.
- t_{CHKH} comment "with 3.3 K Ω Pullup and 100 pF Load" has been removed since t_{CHKH} is tested with a current source.
- t_{CLKL} for a Write Access with a Previous Write has been renamed to t_{CHKL} .
- The note "E and AS must be tied high in this mode" has been added.
- The following definition was added for a "read cycle without a previous write": The time between the rising edge of CS# (for the previous write cycle) and the falling edge of CS# (for the current read cycle) is greater than $2 t_{MCLK}$.
- The following definition was added for a "write cycle with a previous write": The time between the rising edge of CS# (for the previous write cycle) and the next rising edge of CS# (for the current write cycle) is less than $2 t_{MCLK}$.

17. The following A.C. Characteristics for 8-Bit Non-Multiplexed Synchronous Mode (Mode 3) have been changed:


- $1/t_{MCLK}$ has been increased to 8 MHz from 5 MHz.
- t_{ELDZ} minimum has been removed.
- t_{AVCL} has been added.
- t_{CHAI} has been added.
- The following definition was added for a "read cycle without a previous write": The time between the falling edge of E (for the previous write cycle) and the rising edge of E (for the current read cycle) is greater than $2 t_{MCLK}$.
- The following definition was added for a "write cycle with a previous write": The time between the falling edge of E (for the previous write cycle) and the next falling edge of E (for the current write cycle) is less than $2 t_{MCLK}$.

18. The following A.C. Characteristics for Serial Interface Mode have been changed:

- t_{SKHI} has been decreased to 84 ns from 119 ns.
- t_{SKLO} has been decreased to 84 ns from 119 ns.
- t_{PDO} has been decreased to 59 ns from 84 ns.
- t_{SETUP} has been decreased to 35 ns from 59 ns.
- t_{HOLD} has been decreased to 84 ns from 109 ns.

19. The note in the A.C. Testing Input diagram referenced V_{OH} was previously named V_{IH} .

EV82527 EVALUATION KIT



272263-01

5

The EV82527 evaluation kit demonstrates the capabilities of the 82527 serial communications controller and the Controller Area Network (CAN) protocol. This evaluation kit represents a quick approach to learning the features of the 82527 device and CAN Specification 2.0 29-bit message identifiers.

DESCRIPTION

The EV82527 evaluation kit features the 82527 device and the CAN protocol, Specification 2.0. The 82527 device implements CAN Specification 2.0 and is optimized to allow the host microcontroller to remain dedicated to its application control function. The host microcontroller interface to the 82527 is analogous to that of a RAM. The transmission, reception and error confinement routines are hardwired in the 82527 and are transparent to the user.

FEATURES

The EV82527 evaluation kit consists of three boards: an EV87C196KR motherboard, an 82527 daughterboard and a DV82527 satellite board, plus a software

monitor that assembles MCS®-96 code on-line.

- The motherboard is a fully functional evaluation board which contains the host microcontroller, the Intel 87C196KR.
- The daughterboard is configured with an RS-485 CAN bus interface and can be easily adapted to other physical layer implementations.
- The daughterboard communicates with a DV82527 satellite board acting as an additional network node. The satellite board requires no host-CPU programming and uses dip switches to choose various communication options.

BENEFITS

- Quick setup and installation
- Interfaces to high performance 16-bit host-CPU

EV82527 EVALUATION KIT

- Assists the development of CAN application software
- Demonstrates CAN Specification 2.0 protocol and features
- Uses standard Personal Computer host

87C196KR MOTHERBOARD

Assembly language programs for the 87C196KR motherboard may be downloaded to the microcontroller and executed. The monitor program has the following features:

- Program loading
- Program disassembly
- In-monitor assembler that allows program to be written on-line
- 16 breakpoints
- Single-stepping
- Specific commands to interrogate 82527 messages and status

The 87C196KR is a powerful 16-bit microcontroller with high speed I/O, an A/D converter, full duplex serial I/O (synchronous and asynchronous), 768 bytes of RAM and 16 Kbytes of EPROM.

82527 DAUGHTERBOARD

The interface between the 82527 CAN device and the 87C196KR microcontroller is completed by connecting the mother and daughterboards together. The 82527 device interfaces to the 87C196KR using either an 8- or 16-bit multiplexed address/data bus.

CAN bus communication utilizes the on-board RS-485 interface or connects to a user defined physical interface.

The two 8-bit I/O ports of the 82527 device connect to dip switches or LED displays allowing the user to change or monitor the operation of the 82527 and the 87C196KR devices.

DV82527 SATELLITE BOARD

The daughterboard connects to a satellite board via a cable serving as the CAN bus. It executes a series of fixed programs which are user-selected dip switches. The satellite board receives and transmits one-byte messages of either 11- or 29-bit message identifier format. Messages may use one of four possible message identifiers. The satellite sends remote frames as well.

The reception and transmission of satellite board messages is monitored on LED displays.

PERSONAL COMPUTER REQUIREMENTS

The EV82527 evaluation kit is hosted on an IBM PC AT, XT or BIOS-compatible clone. The PC must meet the following requirements:

- 512 Kbytes of memory
- One 1.2 Meg floppy Disk Drive
- MS-DOS 3.0 or later
- A serial (COM1 or COM2) at 9600 baud
- ASM-96, iC-96 or PL/M-96 or any 8096 Assembler/Compiler that generates Object Module Format code
- A text editor such as AEDIT

MCS[®] 96 Microcontroller Architectural Overview and Quick References

6

PAGE	CONTENTS	PAGE	CONTENTS
6-1	6.0 EXC100MC PERIPHERALS	6-1	6.0 EXC100MC PERIPHERALS
6-2	6.0 EXC100MC PERIPHERALS	6-2	6.0 EXC100MC PERIPHERALS
6-3	6.0 EXC100MC PERIPHERALS	6-3	6.0 EXC100MC PERIPHERALS
6-4	6.0 EXC100MC PERIPHERALS	6-4	6.0 EXC100MC PERIPHERALS
6-5	6.0 EXC100MC PERIPHERALS	6-5	6.0 EXC100MC PERIPHERALS
6-6	6.0 EXC100MC PERIPHERALS	6-6	6.0 EXC100MC PERIPHERALS
6-7	6.0 EXC100MC PERIPHERALS	6-7	6.0 EXC100MC PERIPHERALS
6-8	6.0 EXC100MC PERIPHERALS	6-8	6.0 EXC100MC PERIPHERALS
6-9	6.0 EXC100MC PERIPHERALS	6-9	6.0 EXC100MC PERIPHERALS
6-10	6.0 EXC100MC PERIPHERALS	6-10	6.0 EXC100MC PERIPHERALS
6-11	6.0 EXC100MC PERIPHERALS	6-11	6.0 EXC100MC PERIPHERALS
6-12	6.0 EXC100MC PERIPHERALS	6-12	6.0 EXC100MC PERIPHERALS
6-13	6.0 EXC100MC PERIPHERALS	6-13	6.0 EXC100MC PERIPHERALS

MCS®-96 Architectural Overview

September 1992

MCS-96 Architectural Overview

CONTENTS	PAGE	CONTENTS	PAGE
1.0 INTRODUCTION	6-3	5.0 8XC196KB PERIPHERALS	6-7
2.0 THE CPU	6-4	6.0 8XC196KC/KD PERIPHERALS	6-9
3.0 THE ARCHITECTURE	6-5	7.0 8XC196KR/KT PERIPHERALS	6-10
3.1 Addressing Modes	6-5	8.0 8XC196NT PERIPHERALS	6-12
4.0 8X9X PERIPHERALS	6-6	9.0 8XC196MC PERIPHERALS	6-13

MCS-96 Architectural Overview

0

September 1992

1.0 INTRODUCTION

The MCS-96 family members are all high performance microcontrollers with a 16-bit CPU and at least 230 bytes of on-chip RAM. The Intel MCS-96 family easily handles high speed calculations and fast input/output (I/O) operations. Typical applications include closed-loop control and mid-range digital signal processing. Modems, motor control system, printers, engine control system, photocopiers, anti-lock brakes, air conditioner control systems, disk drives and medical instrumentation all use MCS-96 products.

All of the MCS-96 components share a common instruction set and architecture. However, the CHMOS

components have enhancements to provide higher performance with lower power consumption. To further decrease power usage, idle and power-down modes are available on these devices. These microcontrollers contain dedicated I/O subsystems and perform 16-bit arithmetic instructions including multiply and divide operations.

This overview briefly describes the MCS-96 instruction set and architecture and provides descriptions for the 8X9X, 80C196KB, 80C196KC and 80C196KR key features. Comprehensive user's guides that contain more information about these devices are available. Figure 1.1 shows a block diagram of the MCS-96 architecture.




Figure 1.1. MCS-96 Block Diagram

The major components of the MCS-96 CPU are the Register File and the Register/Arithmetic Logic Unit (RALU). Locations 00H through 17H are the I/O control registers or Special Function Registers (SFRs). Locations 18H and 19H contain the stack pointer, which can serve as general purpose RAM when not performing stack operations. The remaining bytes of the register file serve as general purpose RAM, accessible as bytes, words or double-words.

17-bit ALU, the Program Status Word (PSW), the Program Counter (PC), a loop counter and three temporary registers. The RALU operates directly on the Register File, thus eliminating accumulator bottleneck and providing for direct control of I/O operations through the SFRs.




Figure 2.1 Block Diagram of the Register File, RALU, Memory Controller and Interrupt Controller

3.0 THE ARCHITECTURE

The MCS-96 supports a complete instruction set which includes bit operations, byte operations, word operations, double-word operations (unsigned 32-bit), long operations (signed 32-bit), flag manipulations as well as jump and call instructions. All the standard logical and arithmetic instructions function as both byte and word operations. The Jump Bit Set and Jump Bit Clear instructions can operate on any of the SFRs or bytes in the lower register file. These fast bit manipulations allow for rapid I/O functions.

Byte and word operations make-up most of the instruction set. The assembly language ASM-96 uses a "B" suffix on a mnemonic for a byte operation, otherwise the mnemonic refers to a word operation. One, two or three operand forms exist for many of the instructions.

Long and double-word operations include shifts, normalize, multiply and divide. The divide instruction functions as a 32-bit by 16-bit divide that generates a 16-bit quotient and 16-bit remainder. The word multiply operates as a 16-bit by 16-bit multiply with a 32-bit result. Both operations can function in either the signed or unsigned mode. The normalize instruction and sticky bit flag provide hardware support for the software floating point package (FPAL-96).

3.1 Addressing Modes

The MCS-96 instruction set supports the following addressing modes: register-direct, indirect, indirect with auto-increment, immediate, short-indexed and long-indexed. These modes increase the flexibility and overall execution speed of the MCS-96 devices. Each instruction uses at least one of the addressing modes. These modes and formats are shown in Figure 3.1.

Mnem	Dest or Src1	;One operand direct
Mnem	Dest, Src1	;Two operand direct
Mnem	Dest, Src1, Src2	;Three operand direct
Mnem	#Src1	;One operand immediate
Mnem	Dest, #Src1	;Two operand immediate
Mnem	Dest, Src1, #Src2	;Three operand immediate
Mnem	[addr]	;One operand indirect
Mnem	[addr] +	;One operand indirect auto-increment
Mnem	Dest, [addr]	;Two operand indirect
Mnem	Dest, [addr] +	;Two operand indirect auto-increment
Mnem	Dest, Src1, [addr]	;Three operand indirect
Mnem	Dest, Src1, [addr] +	;Three operand indirect auto-increment
Mnem	Dest, offs[addr]	;Two operand indexed (short or long)
Mnem	Dest, Src1, offs[addr]	;Three operand indexed (short or long)

Where:	
Mnem = instruction mnemonic	
Dest = destination register	
Src1, Src2 = source registers	
addr = word register used in computing the address of an operand	
offs = offset used in computing the address of an operand	

Figure 3.1 Instruction Format

The register-direct and immediate addressing modes execute faster than the other addressing modes. The register-direct addressing mode provides access to the addresses in the register file and the SFRs. The indexed modes provide for direct access to the remainder of the 64K address space. Immediate addressing uses the data following the opcode as the operand.

Both of the indirect addressing modes use the value in a word register as the address of the operand. The indirect auto-increment mode increments a word address by one after a byte operation and two after a word operation. This addressing mode provides easy access into look-up tables.

The long-indexed addressing mode provides direct access to any of the locations in the 64K address space. This mode forms the address of the operand by adding a 16-bit 2's complement value to the contents of a word register. Indexing with the zero register allows "direct" addressing to any location. The short-indexed addressing mode forms the address of the operand by adding an 8-bit 2's complement value to the contents of a word register.

The 8XC196NT has 9 new instructions which have been implemented to support addressing the extended 1 Mbyte address space of the 8XC196NT family. Four extended load and store instructions using indirect, indirect auto increment, or extended indexed addressing, can be used to address the 1 Mbyte address space. Three instructions are for extended calls, branches, and jumps. An extended version of the interruptible and non-interruptible block moves have also been implemented.

The multiple addressing modes of the MCS-96 make it easy to program in assembly language and provide an excellent interface to high-level languages. The instructions accepted by the assembler consist of mnemonics followed by either addresses or data. Refer to the Quick Reference section for Instruction Summary tables for each device. The MCS-96 Macro Assembler Users Guide contains additional ASM96 information.

4.0 8X9X PERIPHERALS

Standard I/O Ports—The 8X9X has five 8-bit I/O ports. Port 0 is an input port that is also the analog input for the A/D converter. Port 1 is a quasi-bidirectional port. Port 2 contains three types of port lines: quasi-bidirectional, input and output. Other functions on the 8X9X share the input and output lines with Port 2. Ports 3 and 4 are open-drain bidirectional ports that share their pins with the address/data bus.

Timers—The 8X9X has two 16-bit timers, Timer1 and Timer2. An internal clock increments the Timer1 value every 8 state times. (A state time is 3 oscillator periods.) An external clock increments Timer2 on every positive and negative transition. Either an internal or external source can reset Timer2. Timer1 and Timer2 can generate an interrupt when crossing the 0FFFFH/0000H boundary. The 8X9X also includes separate, dedicated timers for the Serial Port baud rate generator and Watchdog Timer. The Watchdog Timer is an internal timer that resets the system if the software fails to operate properly.

Table 1. MCS-96 Family Devices

Product	Timers	HSIO /EPA	A/D CHS	Serial Port	Synch. Serial Port	PWMS	PTS	Slave Port	3-Phase Waveform Generator
8098	2	HSIO	4	YES		1			
8097BH	2	HSIO	8	YES		1			
8097JF	2	HSIO	8	YES		1			
80C198	2	HSIO	4	YES		1			
80C196KB	2	HSIO	8	YES		1			
80C196KC	2	HSIO	8	YES		3	YES		
80C196KD	2	HSIO	8	YES		3	YES		
80C196KR	2	EPA	8	YES	YES		YES	YES	
80C196KT	2	EPA	8	YES	YES		YES	YES	
80C196NT	2	EPA	4	YES	YES		YES	YES	
80C196MC	2	EPA	13	YES			YES		YES

High Speed Input Unit (HSI)—The 8X9X HSI unit can record times of external events with a 9 state time resolution. It can monitor four independently configurable HSI lines and capture the value of Timer1 when an event(s) takes place. The four types of events that can trigger captures include: rising edges only, falling edges only, rising or falling edges, or every eighth rising edge. The HSI unit can store up to 8 entries (Timer1 values). Reading the HSI holding register unloads the earliest entry placed in the FIFO. The HSI unit can generate an interrupt when loading an entry into the HSI holding register or loading the sixth entry into the FIFO.

High Speed Output Unit (HSO)—The 8X9X HSO unit can trigger events at specified times based on Timer1 or Timer2. These programmable events include: starting an A/D conversion, resetting Timer2, generating up to four software time delays, and setting or clearing one or more of the 6 HSO output lines. The HSO unit stores pending events and the specified times in a Content Addressable Memory (CAM) file. This file stores up to eight commands. Each command specifies the action time, the nature of the action, whether an interrupt is to occur, and whether Timer1 or Timer2 is the reference timer. Every 8 state times the HSO compares the CAM locations for time matches. The HSO unit triggers the specified event when it finds a time match. A command is cleared from the CAM as soon as it executes.

The Serial Port—The Serial Port on the 8X9X has one synchronous (Mode 0) and three asynchronous modes (Modes 1, 2 and 3). The asynchronous modes are full duplex, meaning they can transmit and receive data simultaneously. The receiver on the 8X9X is buffered so the reception of a second byte may begin before the first byte is read. The most common use of Mode 0, the synchronous mode, is to expand the I/O capability of the 8X9X using shift registers. Mode 1 is the standard asynchronous mode used for normal serial communication. The data frame for Mode 1 consists of 10 bits: a start bit, 8 data bits (LSB first) and a stop bit. If parity is enabled ($PEN = 1$), an even parity bit is sent instead of the 8th data bit. Modes 2 and 3 are 9-bit modes commonly used for multiprocessor communications. The data frame used in these modes consists of 11 bits: a start bit, nine data bits (LSB first) and a stop bit. Devices in Mode 2 will interrupt upon reception only if the 9th data bit is set. Devices in Mode 3 will always interrupt upon reception. Mode 3 also allows transmission of 8 data bits plus an even parity bit.

Pulse Width Modulator (PWM)—The PWM output waveform is a variable duty cycle pulse that repeats every 256 state times. The Pulse Width Modulator of the 8X9X can provide useful signals for a variety of applications. The PWM output can perform digital to analog conversions and drive several types of motors that require a PWM waveform for more efficient operation.

A/D Converter—The 8X9X A/D Converter converts an analog input to a 10-bit digital equivalent. The main components of the A/D Converter are: 8 analog inputs, an 8 to 1 multiplexer, a sample and hold capacitor and the resistor ladder. The A/D Quick Reference section defines the A/D terms. The A/D Converter can start a conversion immediately or the High Speed Output unit can trigger a conversion at a preprogrammed time. The A/D Converter performs a conversion in 88 state times. Upon completion of each conversion the converter can generate a conversion complete interrupt. The 8X9X provides separate V_{REF} and $ANGND$ supply pins to isolate noise on the V_{CC} or V_{SS} lines.

Interrupts—There are 21 interrupt sources and 8 interrupt vectors on the 8X9X. When the interrupt controller detects one of the 8 interrupts it sets the corresponding bit in the interrupt pending register. Individual interrupts are enabled or disabled by setting or clearing bits in the interrupt mask register. When the interrupt controller decides to process an interrupt, it executes a "call" to an Interrupt Service Routine (ISR). The corresponding interrupt vector contains the address of the ISR. The interrupt controller then clears the associated pending bit.

5.0 8XC196KB PERIPHERALS

6

Standard I/O Ports—The 8XC196KB has five 8-bit I/O ports. Port 0 is an input port that is also the analog input for the A/D converter. Port 1 is a quasi-bidirectional port. Port 2 contains three types of port lines: quasi-bidirectional, input and output. Other functions on the 8XC196KB share the input and output lines with Port 2. Ports 3 and 4 are open-drain bidirectional ports that share their pins with the address/data bus.

an internal clock increments the Timer1 value every 8 state times. (A state time is 2 oscillator periods.) An external clock increments or decrements Timer2 on every positive and negative transition. Either an internal or external source can reset Timer2. Timer1 can generate an interrupt when crossing the 0FFFFH/0000H boundary. Timer2 can generate an interrupt when crossing the 0FFFFH/0000H boundary or the 7FFFH/8000H boundary. The 8XC196KB also includes separate, dedicated timers for the baud rate generator and Watchdog Timer. The Watchdog Timer is an internal timer that resets the system if the software fails to operate properly.

High Speed Input Unit (HSI)—The 8XC196KB HSI unit can record times of external events with a 9 state time resolution. It can monitor four independently configurable HSI lines and capture the value of Timer1 when an event(s) takes place. The four types of events that can trigger captures include: rising edges only, falling edges only, rising or falling edges, or every eighth rising edge. The HSI unit can store up to 8 entries (Timer1 values), 7 in the 7-level FIFO and 1 in the HSI holding register. Reading the HSI holding register unloads the earliest entry placed in the FIFO. The HSI unit can generate an interrupt when: loading an entry into the HSI holding register, loading the fourth entry into the FIFO or loading the sixth entry into the FIFO.

High Speed Output Unit (HSO)—The 8XC196KB HSO unit can trigger events at specified times based on Timer1 or Timer2. These programmable events include: starting an A/D conversion, resetting Timer2, generating up to four software time delays, and setting or clearing one or more of the 6 HSO output lines. The HSO unit stores pending events and the specified times in a Content Addressable Memory (CAM) file. This file stores up to eight commands. Each command specifies the action time, the nature of the action, whether an interrupt is to occur, and whether Timer1 or Timer2 is the reference timer. Every 8 state times the HSO compares the CAM locations for time matches. The HSO unit triggers the specified event when it finds a time match. A command can either clear from the CAM as soon as it executes or remain in the CAM as a locked CAM entry and continue to execute whenever its time tag matches the reference timer. Locked entries are useful in applications requiring periodic or repetitive events to occur such as multiple PWMs.

has one synchronous (Mode 0) and three asynchronous modes (Modes 1, 2 and 3). The asynchronous modes are full duplex, meaning they can transmit and receive data simultaneously. The receiver on the 8XC196KB is buffered so the reception of a second byte may begin before the first byte is read. The transmitter is also double buffered and can generate continual transmissions. The most common use of Mode 0, the synchronous mode, is to expand the I/O capability of the 8XC196KB using shift registers. Mode 1 is the standard asynchronous mode used for normal serial communication. The data frame for Mode 1 consists of 10 bits: a start bit, 8 data bits (LSB first) and a stop bit. If parity is enabled ($PEN = 1$), an even parity bit is sent instead of the 8th data bit. Modes 2 and 3 are 9-bit modes commonly used for multiprocessor communications. The data frame used in these modes consists of 11 bits: a start bit, nine data bits (LSB first) and a stop bit. Devices in Mode 2 will interrupt upon reception only if the 9th data bit is set. Devices in Mode 3 will always interrupt upon reception. Mode 3 also allows transmission of 8 data bits plus an even parity bit.

Pulse Width Modulator (PWM)—The Pulse Width Modulator of the 8XC196KB can provide useful signals for a variety of applications. The PWM output can perform digital to analog conversions and drive several types of motors that require a PWM waveform for more efficient operation. The PWM output waveform is a variable duty cycle pulse that repeats every 256 state times or 512 state times.

A/D Converter—The 8XC196KB A/D Converter converts an analog input to a 10-bit digital equivalent. The main components of the A/D Converter are: 8 analog inputs, an 8 to 1 multiplexer, a sample and hold capacitor and the resistor ladder. Refer to the data sheet for all specifications on A/D performance. The A/D Quick Reference section defines the A/D terms. The A/D Converter can start a conversion immediately or the High Speed Output unit can trigger a conversion at a preprogrammed time. The A/D Converter can perform a conversion in either 91 state times for low crystal frequencies and 158 state times for higher crystal frequencies. Upon completion of each conversion the converter generates a conversion complete interrupt. The 8XC196KB provides separate V_{REF} and $ANGND$ supply pins to isolate noise on the V_{CC} or V_{SS} lines.

Interrupts—There are 28 interrupt sources and 16 interrupt vectors on the 8XC196KB. Additionally, there are 2 special interrupt vectors for Software Trap and Unimplemented Opcodes. When the interrupt controller detects one of the 16 interrupts it sets the corresponding bit in one of two interrupt pending registers. Individual interrupts are enabled or disabled by setting or clearing bits in the interrupt mask registers. When the interrupt controller decides to process an interrupt, it executes a “call” to an Interrupt Service Routine (ISR). The corresponding interrupt vector contains the address of the ISR. The interrupt controller then clears the associated pending bit.

6.0 8XC196KC and 8XC196KD PERIPHERALS

Standard I/O Ports—The 8XC196KC/KD has five 8-bit I/O ports. Port 0 is an input port that is also the analog input for the A/D converter. Port 1 is a quasi-bidirectional port that shares pins with two PWM outputs. Port 2 contains three types of port lines: quasi-bidirectional, input and output. Other functions on the 8XC196KC/KD share the input and output lines with Port 2. Ports 3 and 4 are open-drain bidirectional ports that share their pins with the address/data bus.

Timers—The 8XC196KC/KD has two 16-bit timers, Timer1 and Timer2. An internal clock increments the Timer1 value every 8 state times. (A state time is 2 oscillator periods.) An internal clock or an external clock can drive Timer2. When clocked internally Timer2 can increment every 1 or 8 state times. When clocked externally Timer2 increments or decrements on every positive and negative transition. Either an internal or external source can reset Timer2. Timer1 can generate an interrupt when crossing the 0FFFFH/0000H boundary. Timer2 can generate an interrupt when crossing the 0FFFFH/0000H boundary or the 7FFFH/8000H boundary. The 8XC196KC/KD also includes separate, dedicated timers for the baud rate generator and Watchdog Timer. The Watchdog Timer is an internal timer that resets the system if the software fails to operate properly.

High Speed Input Unit (HSI)—The 8XC196KC/KD HSI unit can record times of external events with a 9 state time resolution. It can monitor four independently configurable HSI lines and capture the value of Timer1 when an event(s) takes place. The four types of events that can trigger captures include: rising edges only, falling edges only, rising or falling edges, or every eighth

rising edge. The HSI unit can store up to 8 entries (Timer1 values), 7 in the 7-level FIFO and 1 in the HSI holding register. Reading the HSI holding register unloads the earliest entry placed in the FIFO. The HSI unit can generate an interrupt when: loading an entry into the HSI holding register, loading the fourth entry into the FIFO or loading the sixth entry into the FIFO.

High Speed Output Unit (HSO)—The 8XC196KC/KD HSO unit can trigger events at specified times based on Timer1 or Timer2. These programmable events include: starting an A/D conversion, resetting Timer2, generating up to four software timers, and setting or clearing one or more of the 6 HSO output lines. The HSO unit stores pending events and the specified times in a Content Addressable Memory (CAM) file. This file stores up to eight commands. Each command specifies the action time, the nature of the action, whether an interrupt is to occur, and whether Timer1 or Timer2 is the reference timer. Every 8 state times the HSO compares the CAM locations for time matches. The HSO unit triggers the specified event when it finds a time match. A command can either clear from the CAM as soon as it executes or remain in the CAM as a locked CAM entry and continue to execute whenever its time tag matches the reference timer. Locked entries are useful in applications requiring periodic or repetitive events to occur such as multiple PWMs.

The Serial Port—The Serial Port on the 8XC196KC/KD has one synchronous (Mode 0) and three asynchronous modes (Modes 1, 2 and 3). The asynchronous modes are full duplex, meaning they can transmit and receive data simultaneously. The receiver on the 8XC196KC/KD is buffered so the reception of a second byte may begin before the first byte is read. The transmitter is also double buffered and can generate continual transmissions. The most common use of Mode 0, the synchronous mode, is to expand the I/O capability of the 8XC196KC/KD using shift registers. Mode 1 is the standard asynchronous mode used for normal serial communication. The data frame for Mode 1 consists of 10 bits: a start bit, 8 data bits (LSB first) and a stop bit. If parity is enabled (PEN = 1), an even parity bit is sent instead of the 8th data bit. Modes 2 and 3 are 9-bit modes commonly used for multiprocessor communications. The data frame used in these modes consists of 11 bits: a start bit, nine data bits (LSB first) and a stop bit. Devices in Mode 2 will interrupt upon reception only if the 9th data bit is set. Devices in Mode 3 will always interrupt upon reception. Mode 3 also allows transmission of 8 data bits plus an even parity bit.

Pulse Width Modulator (PWM)—The 8XC196KC/KD has 3 PWM outputs. The output waveform is a variable duty cycle pulse which is selectable to repeat every 256 state times or 512 state times. Several types of motors require a PWM waveform for most efficient operation. Additionally, filtering this waveform will produce a DC level that can change in 256 steps by varying the duty cycle.

A/D Converter—The 8XC196KC/KD A/D Converter converts an analog input to a digital equivalent. Resolution is either 8 or 10 bits with programmable sample and convert times. The main components of the A/D Converter are: a sample and hold, an 8-channel multiplexer, and an 8-bit or 10-bit successive approximation analog-to-digital converter. Refer to the data sheet for all specifications on A/D performance. The A/D Quick Reference section defines the A/D terms. The converter can start a conversion immediately or the High Speed Output unit can trigger a conversion at a preprogrammed time. Upon completion of each conversion the converter generates a conversion complete interrupt. The 8XC196KC/KD provides separate V_{REF} and $ANGND$ supply pins to isolate noise on the V_{CC} or V_{SS} lines.

Interrupts—There are 28 interrupt sources and 16 interrupt vectors on the 8XC196KC/KD. In addition there are 2 special interrupt vectors (Software Trap and Unimplemented Opcode) used in Intel development tools or evaluation boards. When the interrupt controller detects one of the 16 interrupts it sets the corresponding bit in one of two interrupt pending registers. Individual interrupts are enabled or disabled by setting or clearing bits in the interrupt mask registers. When the interrupt controller decides to process an interrupt, it executes a "call" to an Interrupt Service Routine (ISR). The corresponding interrupt vector contains the address of the ISR. The interrupt controller then clears the associated pending bit.

Peripheral Transaction Server (PTS)—The PTS is a microcoded hardware interrupt processor. It responds to interrupts with a fixed set of actions. These actions consist of: transferring data, starting an A/D conversion, reading the HSI FIFO and loading HSO events. The PTS completes these tasks much faster than using interrupt driven service routines. The PTS can service all interrupts except NMI, Trap and Unimplemented Opcode. Each interrupt managed by the PTS requires a block of data called the PTS Control Block (PTSCB). Each PTSCB requires 8 data bytes in register RAM.

The PTSCB determines: the type of PTS, the number of PTS responses (if applicable), the source for data and the destination (if applicable). PTS cycles have a higher priority than interrupts and may temporarily suspend interrupt service routines.

7.0 8XC196KR and 8XC196KT PERIPHERALS

Standard I/O Ports—The 8XC196KR/KT has six 8-bit I/O ports. Each pin operates as a dedicated input or output. Most pins also have an alternate function. The KR/KT does not use the quasi-bidirectional port pins found on previous MCS-96 devices. As an input, the pin is a true high impedance with no pull-ups or pull-downs. Most ports (Ports 1, 2, 5 and 6) have direction registers (Px_DIR), mode registers (Px_MODE), data input registers (Px_PIN) and data output registers (Px_REG). This allows the user to configure each port pin as input, output, open-drain output or alternate function. Ports 3 and 4 have Px_PIN and Px_REG registers and lack internal pull-ups. As standard outputs, these pins can only function in open-drain mode and need external pull-ups. Ports 3 and 4 also are the multiplexed address/data bus. When emitting the address, an internal pull-up device is active and does not need external pull-ups. Port 0 is the analog input port, and only has a Px_PIN register because there are no output drivers. As a digital port, Port 0 pins can only function as inputs.

Event Processor Array (EPA)—The EPA performs input event capture and output event generation functions using Timer1 and Timer2. It consists of 10 capture/compare modules, 2 compare only modules and the 2 timers. In capture mode, when an external event occurs the EPA stores the value of the timer, generates an interrupt or both. A rising, falling, or any edge can trigger a capture. All captures are double buffered. In compare mode, when the timer matches the value in the compare register the EPA changes the state of an output pin, generates an interrupt, or both. The EPA sets, resets or toggles the pin when the compare occurs. The timers can count up or count down. The clock source to the timers can be internal or external. The clock also goes through a programmable prescaler. The prescaler divides the oscillator frequency within a range of 1 to 64. The EPA also allows two channels to control a single output pin that is useful for high-speed PWM generation.

Serial I/O Port (SIO)—The SIO (also known as the UART) supports 8- or 9-bit data frames with one synchronous mode and 3 asynchronous modes. The synchronous mode transmits or receives 8 bits of data without start or stop bits and generates a shift clock. All other devices must synchronize to the 8XC196KR/KT's shift clock. The asynchronous frames contain a start and stop bit, making them either 10 or 11 bits long. The 11-bit frames allow implementation of specialized multiprocessor communication interfaces. Two of the asynchronous modes support parity error detection. All three asynchronous modes support full or half duplex operation. Also included is a dedicated baud rate generator. The SIO on the 8XC196KR/KT is compatible with all MCS-96 and MCS-51 devices.

Synchronous Serial I/O Port (SSIO)—The SSIO includes two Serial I/O communication ports with separate data and clock pins. The data format is eight data bits only. The clock and data pins can be inputs or outputs. This peripheral supports several standard synchronous serial protocols. A handshake mode allows two serial channels to transfer data without requiring extra lines to convey their status. The handshake mode also permits servicing of the SSIO by the PTS. The serial channel includes a dedicated baud rate generator. Each channel has a single byte buffer. If clocked externally, both channels can simultaneously operate at different frequencies. Maximum baud rate is $\frac{1}{8}$ the oscillator frequency. The transmission or reception of a byte sets an interrupt pending flag.

A/D Converter—Converts analog inputs to a digital equivalent. Resolution is either 8 or 10 bits with programmable sample and convert times. The main components of the A/D converter are: 8 analog inputs, 8 to 1 multiplexer, sample and hold capacitor and the resistor ladder. Refer to the data sheet for all specifications on A/D performance. The A/D Quick Reference section defines the A/D terms. Another function implemented with the A/D converter is threshold detection. The converter generates an interrupt when the analog input is greater than or less than a programmed digital value. The KR/KT provides separate V_{REF} and $ANGND$ supply pins to isolate noise on the V_{CC} or V_{SS} lines.

Interrupts—There are 37 interrupt sources and 18 interrupt vectors on the 8XC196KR/KT. With so many more sources than vectors, the KR/KT implements in-

direct interrupts. 17 of the interrupts are direct, which means each interrupt has one source and a dedicated vector location. The remaining 20 interrupt sources are the indirect interrupts. The term indirect is used because they share the same interrupt vector and another register identifies the interrupt source. The register, EPAIPV, contains the highest ending interrupt. EPAIPV is read to determine the interrupt needing service. The TIJMP instruction with EPAIPV simplifies the servicing of indirect interrupts. The direct interrupts include: NMI, External Interrupt, Trap, Unimplemented Opcode, SIO interrupts, SSIO interrupts, slave port interrupts, A/D converter and the lower 4 EPA channels. The indirect interrupts include: the upper 6 EPA channels, the 2 compare channels, all 10 EPA overruns and both timer overflows.

Peripheral Transaction Server (PTS)—The PTS is a microcoded hardware interrupt processor. It responds to interrupts with a fixed set of actions. These actions consist of: transferring data, starting an A/D conversion or generating PWM outputs. The PTS completes these tasks much faster than using interrupt driven service routines. The PTS can service all interrupts except NMI, Trap and Unimplemented Opcode. The register PTSEL selects the interrupts handled by the PTS. Each interrupt managed by the PTS requires a block of data called the PTS Control Block (PTSCB). Each PTSCB requires 8 data bytes in register RAM. The PTSCB determines: the type of PTS, the number of PTS responses (if applicable), the source for data and the destination (if applicable). PTS cycles have a higher priority than interrupts and may temporarily suspend interrupt service routines.

Slave Port—The slave port is an interface between the KR/KT and a microprocessor. The KR/KT sits on the address/data bus of the processor and is accessed as a memory mapped peripheral. The slave port includes: a chip select input, 8-bit bidirectional data bus, an address input line, ALE input (to latch the address), WR and RD inputs to input/output data and an interrupt output. The address line and the RD/WR select which registers are accessed (Output data, Status output, Input data or Command input). The various control signals and port structure allow the KR/KT and the processor to communicate with each other without having to be synchronized.

8.0 8XC196NT PERIPHERALS

Extended Address Port (EPORT)—The 80C196NT is the first member of the MCS-96 family to offer addressing that exceeds 64 Kbytes. The 80C196NT has a 1 Mbyte liner address space which is implemented through 4 address lines added by the EPORT. EPORT lines are individually assigned to function as either address or I/O. When assigned as I/O, they have the same functionality as a standard I/O port. As an input, the pin is a true high-impedance with no pull-ups or pull-downs. As an output, the pin is either complementary or open-drain. When assigned as address, the EPORT outputs address A16–A19. The address is strongly driven through the entire bus cycle, eliminating the need for an address latch.

Standard I/O Ports—The 8XC196NT has six 8-bit I/O ports. Each pin operates as a dedicated input or output. Most pins also have an alternate function. The NT does not use the quasi-bidirectional port pins found on previous MCS-96 devices. As an input, the pin is a true high impedance with no pull-ups or pull-downs. Most ports (Ports 1, 2, 5 and 6) have direction registers (Px_DIR), mode registers (Px_MODE), data input registers (Px_PIN) and data output registers (Px_REG). This allows the user to configure each port pin as input, output, open-drain output or alternate function. Ports 3 and 4 have Px_PIN and Px_REG registers and lack internal pull-ups. As standard outputs, these pins can only function in open-drain mode and need external pull-ups. Ports 3 and 4 also are the multiplexed address/data bus. When emitting the address, an internal pull-up device is active and does not need external pull-ups. Port 0 is the analog input port, and only has a Px_PIN register because there are no output drivers. As a digital port, Port 0 pins can only function as inputs.

Event Processor Array (EPA)—The EPA performs input event capture and output event generation functions using Timer1 and Timer2. It consists of 10 capture/compare modules, 2 compare only modules and the 2 timers. In capture mode, when an external event occurs the EPA stores the value of the timer, generates an interrupt or both. A rising, falling, or any edge can trigger a capture. All captures are double buffered. In compare mode, when the timer matches the value in the compare register the EPA changes the state of an output pin, generates an interrupt, or both. The EPA sets, resets or toggles the pin when the compare occurs.

The timers can count up or count down. The clock source to the timers can be internal or external. The clock also goes through a programmable prescaler. The prescaler divides the oscillator frequency within a range of 1 to 64. The EPA also allows two channels to control a single output pin that is useful for high-speed PWM generation.

Serial I/O Port (SIO)—The SIO (also known as the UART) supports 8- or 9-bit data frames with one synchronous mode and 3 asynchronous modes. The synchronous mode transmits or receives 8 bits of data without start or stop bits and generates a shift clock. All other devices must synchronize to the 8XC196NT's shift clock. The asynchronous frames contain a start and stop bit, making them either 10 or 11 bits long. The 11-bit frames allow implementation of specialized multiprocessor communication interfaces. Two of the asynchronous modes support parity error detection. All three asynchronous modes support full or half duplex operation. Also included is a dedicated baud rate generator. The SIO on the 8XC196NT is compatible with all MCS-96 and MCS-51 devices.

Synchronous Serial I/O Port (SSIO)—The SSIO includes two Serial I/O communication ports with separate data and clock pins. The data format is eight data bits only. The clock and data pins can be inputs or outputs. This peripheral supports several standard synchronous serial protocols. A handshake mode allows two serial channels to transfer data without requiring extra lines to convey their status. The handshake mode also permits servicing of the SSIO by the PTS. The serial channel includes a dedicated baud rate generator. Each channel has a single byte buffer. If clocked externally, both channels can simultaneously operate at different frequencies. Maximum baud rate is $\frac{1}{6}$ the oscillator frequency. The transmission or reception of a byte sets an interrupt pending flag.

A/D Converter—Converts analog inputs to a digital equivalent. Resolution is either 8 or 10 bits with programmable sample and convert times. The main components of the A/D converter are: 4 analog inputs, 4 to 1 multiplexer, sample and hold capacitor and the resistor ladder. Refer to the data sheet for all specifications on A/D performance. The A/D Quick Reference section defines the A/D terms. Another function implemented with the A/D converter is threshold detection. The converter generates an interrupt when the analog input is greater than or less than a programmed digital value. The NT provides separate V_{REF} and ANGND supply pins to isolate noise on the V_{CC} or V_{SS} lines.

Interrupts—There are 37 interrupt sources and 18 interrupt vectors on the 8XC196NT. With so many more sources than vectors, the NT implements indirect interrupts. 17 of the interrupts are direct, which means each interrupt has one source and a dedicated vector location. The remaining 20 interrupt sources are the indirect interrupts. The term indirect is used because they share the same interrupt vector and another register identifies the interrupt source. The register, EPAIPV, contains the highest ending interrupt. EPAIPV is read to determine the interrupt needing service. The TJMP instruction with EPAIPV simplifies the servicing of indirect interrupts. The direct interrupts include: NMI, External Interrupt, Trap, Unimplemented Opcode, SIO interrupts, SSIO interrupts, slave port interrupts, A/D converter and the lower 4 EPA channels. The indirect interrupts include: the upper 6 EPA channels, the 2 compare channels, all 10 EPA overruns and both timer overflows.

Peripheral Transaction Server (PTS)—The PTS is a microcoded hardware interrupt processor. It responds to interrupts with a fixed set of actions. These actions consist of: transferring data, starting an A/D conversion or generating PWM outputs. The PTS completes these tasks much faster than using interrupt driven service routines. The PTS can service all interrupts except NMI, Trap and Unimplemented Opcode. The register PTSSEL selects the interrupts handled by the PTS. Each interrupt managed by the PTS requires a block of data called the PTS Control Block (PTSCB). Each PTSCB requires 8 data bytes in register RAM. The PTSCB determines: the type of PTS, the number of PTS responses (if applicable), the source for data and the destination (if applicable). PTS cycles have a higher priority than interrupts and may temporarily suspend interrupt service routines.

Slave Port—The slave port is an interface between the NT and a microprocessor. The NT sits on the address/data bus of the processor and is accessed as a memory mapped peripheral. The slave port includes: a chip select input, 8-bit bidirectional data bus, an address input line, ALE input (to latch the address), WR and RD inputs to input/output data and an interrupt output. The address line and the RD/WR select which registers are accessed (Output data, Status output, Input data or Command input). The various control signals and port structure allow the NT and the processor to communicate with each other without having to be synchronized.

9.0 8XC196MC PERIPHERALS

On-Chip Peripherals—The 8XC196MC's on-chip peripherals provide special functions useful in a variety of applications. The peripherals are monitored and controlled via special function registers (SFRs) that can be accessed indirectly or windowed and thereby treated as CPU "accumulators."

I/O Ports—The 8XC196MC has 7 I/O ports, labeled 0–6. Individual port pins are multiplexed to serve for standard I/O or to carry special signals. All ports are 8-bit except port 1 which is a 5-bit port.

Ports 0, 1, 2 and 6 are controlled by SFRs that can be directly addressed by the RALU through a window in the register file. Ports 0 and 1 serve as input to the 13-channel A/D, and can also be read as digital inputs. Port 2 can be configured either as standard I/O ports or to serve special functions. Port 6 is the output port for the PWM and WG units.

Ports 3, 4 and 5 are memory mapped and cannot be windowed. These ports are accessed only via 16-bit addresses. Ports 3 and 4 also serve as the 16-bit external address/data bus. The Port 5 lines can be selected for standard I/O or to serve as system bus control pins.

Timers and the Event Processor Array (EPA)—The Event Processor Array (EPA) performs input and output functions associated with timers 1 and 2. In the input mode the EPA monitors an input pin for signal transitions and records the timer value when the event occurs. The "captured" event is thus tagged with its time. In the output mode the EPA waits until the timer matches a stored time value and then sets, clears or toggles an output pin. This is a "compare" event. Both capture and compare events initiate interrupts which can be handled by a normal service routine or the PTS. The 8XC196MC has 4 capture/compare modules and 4 compare-only modules.

The two 16-bit timers can be clocked by the internal clock generator or by external sources. An external "quadrature clocking" mode is available for monitoring speed and direction from a position encoder.

Pulse Width Modulation Unit—The 8XC196MC has a PWM module that provides two PWM outputs. This module is in addition to the waveform generator. The

ble through a respective 8-bit register. The module has an 8-bit counter, two 8-bit PWM compare registers and an 8-bit period register. The PWM output pins are controlled with bits in the output control register of the waveform generator.

A/D Converter—The 13-channel A/D converter can perform 10-bit conversions or faster 8-bit conversions. Automated A/D conversions and result storage are facilitated by the A/D scan mode of the PTS. The sample-and-hold times and the conversion times are programmable. The A/D can also act as a programmable comparator and issue an interrupt when the input crosses a threshold. Conversions can be performed on the analog ground and reference voltage, and the results can be used to calculate gain and zero offset errors. The zero offset compensation circuit is also programmable, enabling automatic offset adjustment.

Interrupt Controller and Peripheral Transaction Server (PTS)—The 8XC196MC's flexible interrupt handling system has two main components: the programmable interrupt controller and the Peripheral Transac-

ware priority scheme that can be modified by user software. These interrupts are serviced by user-written interrupt service routines. The user can select most interrupts to be serviced by the PTS instead of the programmable interrupt controller. The PTS has several micro-coded hardware interrupt service routines whose execution is interleaved with normal instruction execution. The result is high-speed, low-overhead interrupt handling. The PTS can perform single and burst transfers of bytes or 16-bit words between any memory locations, manage multiple analog-to-digital (A/D) conversions and control a software serial channel which allows either synchronous or asynchronous operations.

Waveform Generator—The Waveform Generator (WG) produces 3 pairs of complimentary PWM signals. This peripheral is optimized for controlling 3-phase induction AC motors. It can also control brushless DC motors and DC to AC inverters. A dead-time generator and phase inverter circuit provide non-overlapping on-timers for each PWM output pair. Each signal is independently programmable.

times and the Event Processor Array (EPA)—The Event Processor Array (EPA) performs input and output functions associated with units 1 and 2. In the output mode the EPA translates an input pin for a signal transition and records the time value when the event occurs. The "capture" event is then tagged with its time. In the output mode the EPA works with the timer to maintain a steady time value and then sets clear or logic in output pin. This is a "compare" event. Both capture and compare events initiate interrupts which can be handled by a digital service routine of the PTS. The 8XC196MC has a capture/compare module and a compare-only module.

The two input events can be masked by the interrupt block generator or by external sources. An external "periodic clock" mode is available for monitoring speed and direction from a position encoder.

Pulse Width Modulation Unit—The 8XC196MC has a PWM module that provides two PWM outputs. The module is in addition to the waveform generator. The

Slave Port—The slave port is an interface between the NT and a microprocessor. The NT sits on the address/data bus of the processor and is accessed by a memory-mapped peripheral. The slave port includes a chip select input, 8-bit bidirectional data bus, an address input line, ALE input (to latch the address), WR and RD inputs to input/output data and an interrupt output. The address bus and the RD/WR select which type of data are accessed. Output data status output, input data or Command inputs. The various control signals and port structures allow the NT and the processor to communicate with each other without having to be continuously monitored.

A successive approximation conversion is performed by comparing a sequence of reference voltages to the analog input in a binary search for the reference voltage that most closely matches the input. The 10 full-scale bits are tested, where the most significant bit is tested first, and all other bits are ones (01111111). If the analog input was less than the test voltage, bit 10 of the SAR is left a zero, and a new test voltage of $V_{REF}/2$ (00111111) is used. If this test voltage was lower than the analog input, bit 9 of the SAR is set and bit 8 is cleared for the next test (01011111). This binary search continues until 10 tests have occurred, at which time the valid 10-bit conversion result resides in the SAR where it can be read by software.

MCS®-96 A/D Converter Quick Reference

highly dependent upon the application and can impact converter characteristics. In the external circuit design, important factors such as input pin leakage, sample-and-hold capacitor size and multiplier series resistance from the input pin to the sample capacitor must be considered.

These factors are identified in Figure 1. The external input circuit must be able to charge a sample capacitor (C_S) through a series resistance (R_S) to an accurate voltage given a DC leakage (I_L). Typically C_S is around 2 pF, R_S is around 2 k Ω and I_L is specified as 1 nA. In determining the necessary source impedance R_S , the value of V_{BIAS} is not important.




Figure 1. Idealized A/D Sampling Circuitry

External circuits with source impedances of 1 k Ω or less will be able to maintain an input voltage within a tolerance of about 3.0% ($1.28 (1.0 \text{ k}\Omega \times 1.0 \text{ nA}) = 1.28 \text{ mV}$) given the DC leakage. Source impedances above 1 k Ω can result in an external error of at least one LSB due to the voltage drop caused by the 1 nA leakage. In addition, source impedances above 25 k Ω may degrade conversion rate due to the time required for the sample capacitor not being fully charged during the sample window.

October 1991

1.0. The MCS-96 A/D Converter

Analog inputs to the MCS-96 family are handled by the A/D converter system. As shown in Figure 1, the converter system has an 8 channel multiplexer, a sample-and-hold, and a 10-bit successive approximation A/D converter. Conversions can be performed on one of 8 channels, the inputs of which share pins with port 0.

There are various versions of the A/D converter, depending on the specific device type. The 8XXC family offers a 10-bit fixed conversion rate. The 8XC196C offers a 10-bit conversion with either a fast or slow conversion rate. The 8XC196C family offers an 8- or 10-bit converter with programmable sample and conversion times. The 8XC196C has an internal reference voltage of $V_{REF} = 2.5 \text{ V}$. The 8XC196C includes all of the XA features, and the multiplier has been expanded to 11 analog input channels.

This chapter describes the basic operation and terminology of the A/D converter. The different devices of the A/D are different ways, but the principles of operation remain the same throughout.

1.1 A/D Conversion Process

The conversion process is initiated by an HSO or SRA command, or by writing a one to the GO bit in the A/D Control Register. Either activity causes a start conversion signal to be sent to the A/D converter control logic.

Once the A/D unit receives a start conversion signal, there is a one time time delay before sampling (sample delay). While the successive approximation register is set and the proper multiplier channel is selected. After the sample delay, the multiplier output is connected to the sample capacitor and remains connected for the sample time. After the "sample window" closes, the input to the sample capacitor is disconnected from the multiplier so that changes on the input pin will not affect the stored charge while the conversion is in progress. The capacitor is then auto-decoupled and the conversion begins. The sample delay and sample time uncertainties are each approximately $\pm 20 \text{ ns}$, independent of clock speed.

To perform the actual analog-to-digital conversion, the MCS-96 implements a successive approximation algorithm. The converter hardware consists of a 128-bit ladder, a comparator, coupling capacitors and a 10-bit successive approximation register (SAR) with logic that guides the process. The ladder ladder provides 30 mV steps ($V_{REF} = 2.5 \text{ V}$), while capacitive coupling creates 2 mV steps within the 30 mV ladder voltage. Therefore, 1024 internal reference voltages are available for comparison against the analog input to generate a 10-bit conversion result.

6

1.0 The MCS-96 A/D Converter

Analog inputs to the MCS-96 family are handled by the A/D converter system. As shown in Figure 1, the converter system has an 8 channel multiplexer, a sample and hold, and a 10-bit successive approximation A/D converter. Conversions can be performed on one of 8 channels, the inputs of which share pins with port 0.

There are various versions of the A/D converter, depending on the specific device type. The 8X9X family offers a 10-bit fixed conversion time. The 8XC196KB family offers a 10-bit conversion with either a fast or slow conversion time. The 8XC196KC family offers an 8- or 10-bit conversion with programmable sample and convert times. The 8XC196KR has all of the KC features, with the addition of offset correction and internal conversion of V_{ref} and $ANGND$. The 8XC196MC includes all of the KR features, and the multiplexer has been expanded to 13 analog input channels.

This chapter describes the basic operation and terminology of the A/D converter. The different devices control the A/D in different ways, but the principals of operation remain the same throughout.

1.1 A/D Conversion Process

The conversion process is initiated by an HSO or EPA command, or by writing a one to the GO Bit in the A/D Control Register. Either activity causes a start conversion signal to be sent to the A/D converter control logic.

Once the A/D unit receives a start conversion signal, there is a one state time delay before sampling (Sample Delay) while the successive approximation register is reset and the proper multiplexer channel is selected. After the sample delay, the multiplexer output is connected to the sample capacitor and remains connected for the sample time. After the "sample window" closes, the input to the sample capacitor is disconnected from the multiplexer so that changes on the input pin will not alter the stored charge while the conversion is in progress. The comparator is then auto-zeroed and the conversion begins. The sample delay and sample time uncertainties are each approximately ± 50 ns, independent of clock speed.

To perform the actual analog-to-digital conversion the MCS-96 implements a successive approximation algorithm. The converter hardware consists of a 256-resistor ladder, a comparator, coupling capacitors and a 10-bit successive approximation register (SAR) with logic that guides the process. The resistor ladder provides 20 mV steps ($V_{REF} = 5.12V$), while capacitive coupling creates 5 mV steps within the 20 mV ladder voltages. Therefore, 1024 internal reference voltages are available for comparison against the analog input to generate a 10-bit conversion result.

A successive approximation conversion is performed by comparing a sequence of reference voltages, to the analog input, in a binary search for the reference voltage that most closely matches the input. The $\frac{1}{2}$ full scale reference voltage is the first tested. This corresponds to a 10-bit result where the most significant bit is zero, and all other bits are ones (0111.1111.11b). If the analog input was less than the test voltage, bit 10 of the SAR is left a zero, and a new test voltage of $\frac{1}{4}$ full scale (0011.1111.11b) is tried. If this test voltage was lower than the analog input, bit 9 of the SAR is set and bit 8 is cleared for the next test (0101.1111.11b). This binary search continues until 10 tests have occurred, at which time the valid 10-bit conversion result resides in the SAR where it can be read by software.

1.2 A/D Interface Suggestions

The external interface circuitry to an analog input is highly dependent upon the application, and can impact converter characteristics. In the external circuit's design, important factors such as input pin leakage, sample capacitor size and multiplexer series resistance from the input pin to the sample capacitor must be considered.

These factors are idealized in Figure 1. The external input circuit must be able to charge a sample capacitor (C_S) through a series resistance (R_I) to an accurate voltage given a DC leakage (I_L). Typically C_S is around 2 pF, R_I is around 5 K Ω and I_L is specified as 3 μA . In determining the necessary source impedance R_S , the value of V_{BIAS} is not important.




Figure 1. Idealized A/D Sampling Circuitry

External circuits with source impedances of 1 K Ω or less will be able to maintain an input voltage within a tolerance of about ± 0.61 LSB (1.0 K $\Omega \times 3.0 \mu A = 3.0$ mV) given the DC leakage. Source impedances above 2 K Ω can result in an external error of at least one LSB due to the voltage drop caused by the 3 μA leakage. In addition, source impedances above 25 K Ω may degrade converter accuracy as a result of the internal sample capacitor not being fully charged during the sample window.

If large source impedances degrade converter accuracy because the sample capacitor is not charged during the sample time, an external capacitor connected to the pin compensates for this. Since the sample capacitor is 2 pF, a 0.005 μ F capacitor (2048 * 2 pF) will charge the sample capacitor to an accurate input voltage of ± 0.5 LSB. An external capacitor does not compensate for the voltage drop across the source resistance, but charges the sample capacitor fully during the sample time.

Placing an external capacitor on each analog input will also reduce the sensitivity to noise, as the capacitor combines with series resistance in the external circuit to form a low-pass filter. In practice, one should include a small series resistance prior to the external capacitor on the analog input pin and choose the largest capacitor value practical, given the frequency of the signal being converted. This provides a low-pass filter on the input, while the resistor will also limit input current during over-voltage conditions.

Figure 2 shows a simple analog interface circuit based upon the discussion above. The circuit in the figure also provides limited protection against over-voltage conditions on the analog input. Should the input voltage inappropriately drop significantly below ground, diode D2 will forward bias at about 0.8 DCV. Since the specification of the pin on most devices has an absolute maximum low voltage of -0.3 V, this will leave about 0.5V across the 270 Ω resistor, or about 2 mA of current. This should limit the current to a safe amount. Note that if any input pins are driven much beyond V_{REF} or below ANGND, the accuracy of all analog input channels may be adversely affected. This is because the input protection circuit will start to conduct, thus injecting current into the internal reference circuitry and upsetting the reference voltage. Refer to the data sheet for exact device specifications.

However, before any circuit is used in an actual application, it should be thoroughly analyzed for applicability to the specific problem at hand.




Figure 2. Suggested A/D Input Circuit

ANALOG REFERENCES

Reference supply levels and noise strongly influence the absolute accuracy of the conversion. For this reason, it is recommended that the ANGND pin be tied to the V_{SS} pins close to the device. Bypass capacitors should also be used between V_{REF} and ANGND. ANGND should be within about a tenth of a volt of V_{SS} . V_{REF} should be well regulated and used only for the A/D converter. The V_{REF} supply needs to be able to source around 5 mA.

Note that if only ratiometric information is desired, V_{REF} can be connected to V_{CC} . In addition, V_{REF} and ANGND must be connected even if the A/D converter is not being used. Remember that Port 0 receives its power from the V_{REF} and ANGND pins even when it is used as digital I/O.

1.3 The A/D Transfer Function

The conversion result is a 8- or 10-bit ratiometric representation of the input voltage, so the numerical value obtained from the conversion will be:


$$\text{INT} [255 \times (V_{IN} - \text{ANGND}) / (V_{REF} - \text{ANGND})] \text{ or}$$

$$\text{INT} [1023 \times (V_{IN} - \text{ANGND}) / (V_{REF} - \text{ANGND})]$$

This produces a stair-stepped transfer function when the output code is plotted versus input voltage (see Figure 3). The resulting digital codes can be taken as simple ratiometric information, or they provide information about absolute voltages or relative voltage changes on the inputs. The more demanding the application is on the A/D converter, the more important it is to fully understand the converter's operation. For simple applications, knowing the absolute error of the converter is sufficient. However, closing a servo-loop with analog inputs necessitates a detailed understanding of an A/D converter's operation and errors.

The errors inherent in an analog-to-digital conversion process are many: quantizing error, zero offset, full-scale error, differential non-linearity and non-linearity. These are "transfer function" errors related to the A/D converter. In addition, converter temperature drift, V_{CC} rejection, sample-hold feedthrough, multiplexer off-isolation, channel-to-channel matching and random noise should be considered. Fortunately, one "Absolute Error" specification is available which describes the sum total of all deviations between the actual conversion process and an ideal converter. However, the various sub-components of error are important in many applications. These error components are described in the text below where ideal and actual converters are compared.

Figure 3. Ideal A/D Characteristic







Figure 4. Actual and Ideal Characteristics



An unavoidable error simply results from the conversion of a continuous voltage to an integer digital representation. This error is called quantizing error, and is always ± 0.5 LSB. Quantizing error is the only error seen in a perfect A/D converter, and is obviously present in actual converters. Figure 3 shows the transfer function for an ideal 3-bit A/D converter (i.e., the Ideal Characteristic).

Note that in Figure 3 the Ideal Characteristic possesses unique qualities: its first code transition occurs when the input voltage is 0.5 LSB; its full-scale code transition occurs when the input voltage equals the full-scale reference minus 1.5 LSB; and its code widths are all exactly one LSB. These qualities result in a digitization without offset, full-scale or linearity errors. In other words, a perfect conversion.

Figure 4 shows an Actual Characteristic of a hypothetical 3-bit converter, which is not perfect. When the Ideal Characteristic is overlaid with the imperfect characteristic, the actual converter is seen to exhibit errors in the location of the first and final code transitions and code widths. The deviation of the first code transition from ideal is called "zero offset", and the deviation of the final code transition from ideal is "full-scale error". The deviation of the code widths from ideal causes two types of errors. Differential Non-Linearity and Non-Linearity. Differential Non-Linearity is a local linearity error measurement, whereas Non-Linearity is an overall linearity error measure.

Differential Non-Linearity is the degree to which actual code widths differ from the ideal one LSB width. It gives the user a measure of how much the input voltage may have changed in order to produce a one count change in the conversion result. Non-Linearity is the worst case deviation of code transitions from the corresponding code transitions of the Ideal Characteristic. Non-Linearity describes how much Differential Non-Linearities could add up to produce an overall maximum departure from a linear characteristic. If the Differential Non-Linearity errors are too large, it is possible for an A/D converter to miss codes or exhibit non-monotonicity. Neither behavior is desirable in a closed-loop system. A converter has no missed codes if there exists for each output code a unique input voltage range that produces that code only. A converter is monotonic if every subsequent code change represents an input voltage change in the same direction.

Differential Non-Linearity and Non-Linearity are quantified by measuring the Terminal Based Linearity Errors. A Terminal Based Characteristic results when an Actual Characteristic is shifted and rotated to eliminate zero offset and full-scale error (see Figure 5). The Terminal Based Characteristic is similar to the Actual Characteristic that would be seen if zero offset and full-scale error were externally trimmed away. In practice, this is done by using input circuits which include gain

and offset trimming. In addition, V_{REF} could also be closely regulated and trimmed within the specified range to affect full-scale error.

Other factors that affect a real A/D Converter system include sensitivity to temperature, failure to completely reject all unwanted signals, multiplexer channel dissimilarities and random noise. Fortunately these effects are small.

Temperature sensitivities are described by the rate at which typical specifications change with a change in temperature.

Undesired signals come from three main sources. First, noise on V_{CC} - V_{CC} Rejection. Second, input signal changes on the channel being converted after the sample window has closed-Feedthrough. Third, signals applied to channels not selected by the multiplexer-Off-Isolation.

Finally, multiplexer on-channel resistances differ slightly from one channel to the next causing Channel-to-Channel Matching errors, and random noise in general results in Repeatability errors.

1.4 A/D Glossary of Terms

Figures 3, 4 and 5 display many of these terms. Refer to AP-406 'MCS-96 Analog Acquisition Primer' for additional information on the A/D terms.

ABSOLUTE ERROR-The maximum difference between corresponding actual and ideal code transitions. Absolute Error accounts for all deviations of an actual converter from an ideal converter.

ACTUAL CHARACTERISTIC-The characteristic of an actual converter. The characteristic of a given converter may vary over temperature, supply voltage, and frequency conditions. An Actual Characteristic rarely has ideal first and last transition locations or ideal code widths. It may even vary over multiple conversion under the same conditions.

BREAK-BEFORE-MAKE-The property of a multiplexer which guarantees that a previously selected channel will be deselected before a new channel is selected. (e.g., the converter will not short inputs together.)

CHANNEL-TO-CHANNEL MATCHING-The difference between corresponding code transitions of actual characteristics taken from different channels under the same temperature, voltage and frequency conditions.

CHARACTERISTIC-A graph of input voltage versus the resultant output code for an A/D converter. It describes the transfer function of the A/D converter.

MOS-06 A/D CONVERTER CHARACTERISTICS
midpoint between two adjacent code transitions.

CODE TRANSITION—The point at which the converter changes from an output code of Q , to a code of $Q + 1$. The input voltage corresponding to a code transition is defined to be that voltage which is equally likely to produce either of two adjacent codes.

CODE WIDTH—The voltage corresponding to the difference between two adjacent code transitions.

CROSSTALK—See "Off-Isolation".

DC INPUT LEAKAGE—Leakage current to ground from an analog input pin.

DIFFERENTIAL NON-LINEARITY—The difference between the ideal and actual code widths of the terminal based characteristic of a converter.

FEEDTHROUGH—Attenuation of a voltage applied on the selected channel of the A/D converter after the sample window closes.

FULL SCALE ERROR—The difference between the expected and actual input voltage corresponding to the full scale code transition.

IDEAL CHARACTERISTIC—A characteristic with its first code transition at $V_{IN} = 0.5 \text{ LSB}$, its last code transition at $V_{IN} = (V_{REF} - 1.5 \text{ LSB})$ and all code widths equal to one LSB.

INPUT RESISTANCE—The effective series resistance from the analog input pin to the sample capacitor.

LSB (LEAST SIGNIFICANT BIT)—The voltage value corresponding to the full scale voltage divided by 2^n , where n is the number of bits of resolution of the converter. For a 10-bit converter with a reference voltage of 5.12 volts, one LSB is 5.0 mV. Note that this is different than digital LSBs, since an uncertainty of two LSBs, when referring to an A/D converter, equals 10 mV. (This has been confused with an uncertainty of two digital bits, which would mean four counts, or 20 mV.)

MONOTONIC—The property of successive approximation converters which guarantees that increasing input voltages produce adjacent codes of increasing value, and that decreasing input voltages produce adjacent codes of decreasing value.

NO MISSED CODES—For each and every output code, there exists a unique input voltage range which produces that code only.

corresponding code transitions of the ideal characteristics.

OFF-ISOLATION—Attenuation of a voltage applied on a deselected channel of the A/D converter. (Also referred to as Crosstalk.)

REPEATABILITY—The difference between corresponding code transitions from different actual characteristics taken from the same converter on the same channel at the same temperature, voltage and frequency conditions.

RESOLUTION—The number of input voltage levels that the converter can unambiguously distinguish between. Also defines the number of useful bits of information which the converter can return.

SAMPLE DELAY—The delay from receiving the start conversion signal to when the sample window opens.

SAMPLE DELAY UNCERTAINTY—The variation in the Sample Delay.

SAMPLE TIME—The time that the sample window is open.

SAMPLE TIME UNCERTAINTY—The variation in the sample time.

SAMPLE WINDOW—Begins when the sample capacitor is attached to a selected channel and ends when the sample capacitor is disconnected from the selected channel.

SUCCESSIVE APPROXIMATION—An A/D conversion method which uses a binary search to arrive at the best digital representation of an analog input.

TEMPERATURE COEFFICIENTS—Change in the stated variable per degree centigrade temperature change. Temperature coefficients are added to the typical values of a specification to see the effects of temperature drift.

TERMINAL BASED CHARACTERISTIC—An Actual Characteristic which has been rotated and translated to remove zero offset and full-scale error.

V_{CC} REJECTION—Ratio of the change in the A/D characteristic to the change in V_{CC} .

ZERO OFFSET—The difference between the expected and actual input voltage corresponding to the first code transition.

COMMERCIAL/EXPRESS HMOS MICROCONTROLLER

■ 879XBH: an 809XBH with 8 Kbytes of On-Chip EPROM

■ 839XBH: an 809XBH with 8 Kbytes of On-Chip ROM

- 232 Byte Register File
- Register-to-Register Architecture
- 10-Bit A/D Converter with S/H
- Five 8-Bit I/O Ports
- 20 Interrupt Sources
- Pulse-Width Modulated Output
- ROM/EPROM Lock
- Run-Time Programmable EPROM
- Extended Temperature Available
- High Speed I/O Subsystem
- Full Duplex Serial Port
- Dedicated Baud Rate Generator
- 6.25 μ s 16 x 16 Multiply
- 6.25 μ s 32/16 Divide
- 16-Bit Watchdog Timer
- Four 16-Bit Software Timers
- Two 16-Bit Counter/Timers
- Extended Burn-In Available

The MCS®-96 family of 16-bit microcontrollers consists of many members, all of which are designed for high-speed control functions. The MCS-96 family members produced using Intel's HMOS-III process are described in this data sheet.

The CPU supports bit, byte, and word operations. Thirty-two bit double-words are supported for a subset of the instruction set. With a 12 MHz input frequency the 8096BH can do a 16-bit addition in 1.0 μ s and a 16 x 16-bit multiply or 32/16 divide in 6.25 μ s. Instruction execution times average 1 to 2 μ s in typical applications.

Four high-speed trigger inputs are provided to record the times at which external events occur. Six high-speed pulse generator outputs are provided to trigger external events at preset times. The high-speed output unit can simultaneously perform software timer functions. Up to four 16-bit software timers can be in operation at once.

The on-chip A/D converter includes a Sample and Hold, and converts up to 8 multiplexed analog input channels to 10-bit digital values. With a 12 MHz crystal, each conversion takes 22 μ s. This feature is only available on the 8X95BHs and 8X97BHs, with the 8X95BHs having 4 multiplexed analog inputs.




Figure 1. 8X9XBH Block Diagram

270090-50

Also provided on-chip are a serial port, a Watchdog Timer and a pulse-width modulated output signal.

With the commercial (standard) temperature option, operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the extended temperature range option, operational characteristics are guaranteed over the temperature range of -40°C to +85°C. Unless otherwise noted, the specifications are the same for both options.

With the extended burn-in option, the burn-in is dynamic for a minimum time of 160 hours at 125°C with $V_{CC} = 5.5V \pm 0.5V$, following the guidelines in MIL-STD-883, Method 1015.

See the Packaging Information for extended temperature and extended burn-in designators.




Figure 2. 8X9XBH Memory Map

PACKAGING

The 8096BH is available in 48-pin, 64-pin and 68-pin packages, with and without A/D, and with and without on-chip ROM or EPROM. The 8096BH numbering system is shown in Figure 3. Figures 5–10 show the pinouts for the 48-, 64- and 68-pin packages. The 48-pin version is offered in a Dual-In-Line package while the 68-pin versions come in a Plastic Leaded Chip Carrier (PLCC), a Pin Grid Array (PGA) or a Type “B” Leadless Chip Carrier.

	Factory Masked ROM			CPU			User Programmable					
							EPROM			OTP		
	68-Pin	64-Pin	48-Pin	68-Pin	64-Pin	48-Pin	68-Pin	64-Pin	48-Pin	68-Pin	64-Pin	48-Pin
ANALOG	8397BH	8397BH	8395BH	8097BH	8097BH	8095BH	8797BH		8795BH	8797BH	8797BH	
NO ANALOG	8396BH			8096BH								

Figure 3. 8X9X Packaging

Package Designators:

N = PLCC
C = Ceramic DIP
A = Ceramic Pin Grid Array
P = Plastic DIP
R = Ceramic LCC
U = Shrink DIP


Prefix Designators:

T = Extended Temperature
L = Extended Temperature with 160 Hours Burn-in

Package Type	θ_{ja}	θ_{jc}
68L PGA	35°C/W	10°C/W
68L PLCC	37°C/W	13°C/W
68L LCC	28°C/W	14°C/W
64L Shrink DIP	56°C/W	—
48L Plastic DIP	38°C/W	19°C/W
48L Ceramic DIP	26°C/W	6.5°C/W

Figure 4. 8X9XBH Thermal Characteristics

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operating conditions and application. See the Intel *Packaging Handbook* (Order Number 240800) for a description of Intel's thermal impedance test methodology.



270090-56

Figure 5. 64-Pin Shrink-DIP Package

	17	15	13	11	9	7	5	3	1	
18	19	16	14	12	10	8	6	4	2	68
20	21									67 66
22	23									65 64
24	25									63 62
26	27									61 60
28	29									59 58
30	31									57 56
32	33									55 54
34	36	38	40	42	44	46	48	50	53	52
35	37	39	41	43	45	47	49	51		

Figure 6. 68-Pin PGA Package

PGA	Description	PGA	Description	PGA	Description
1	ACH7/P0.7/PMODE.3	24	AD6/P3.6	47	P1.6
2	ACH6/P0.6/PMODE.2	25	AD7/P3.7	48	P1.5
3	ACH2/P0.2	26	AD8/P4.0	49	HSO.1
4	ACH0/P0.0	27	AD9/P4.1	50	HSO.0/PACT
5	ACH1/P0.1	28	AD10/P4.2	51	HSO.5/HSI.3/SID.3
6	ACH3/P0.3	29	AD11/P4.3	52	HSO.4/HSI.2/SID.2
7	NMI	30	AD12/P4.4	53	HSI.1/SID.1
8	EA	31	AD13/P4.5	54	HSI.0/SID.0
9	V _{CC}	32	AD14/P4.6	55	P1.4
10	V _{SS}	33	AD15/P4.7	56	P1.3
11	XTAL1	34	T2CLK/P2.3	57	P1.2
12	XTAL2	35	READY	58	P1.1
13	CLKOUT	36	T2RST/P2.4	59	P1.0
14	BUSWIDTH	37	BHE/WRH	60	TXD/P2.0/PVER/SALE
15	INST	38	WR/WRL	61	RXD/P2.1/PALE
16	ALE/ADV	39	PWM/P2.5/PD0/SPROG	62	RESET
17	RD	40	P2.7	63	EXTINT/P2.2/PROG
18	AD0/P3.0	41	V _{PP}	64	V _{PD}
19	AD1/P3.1	42	V _{SS}	65	V _{REF}
20	AD2/P3.2	43	HSO.3	66	ANGND
21	AD3/P3.3	44	HSO.2	67	ACH4/P0.4/PMODE.0
22	AD4/P3.4	45	P2.6	68	ACH5/P0.5/PMODE.1
23	AD5/P3.5	46	P1.7		

Figure 7. PGA Function Pinouts




Figure 8. 68-Pin LCC Package




Figure 9. 68-Pin PLCC Package

270090-3




Figure 10. 48-Pin DIP Package

Symbol	Name and Function
V _{CC}	Main supply voltage (5V).
V _{SS}	Digital circuit ground (0V). There are two V _{SS} pins, both of which must be connected.
V _{PD}	RAM standby supply voltage (5V). This voltage must be present during normal operation. In a Power Down condition (i.e. V _{CC} drops to zero), if RESET is activated before V _{CC} drops below spec and V _{PD} continues to be held within spec., the top 16 bytes in the Register File will retain their contents.
V _{REF}	Reference voltage for the A/D converter (5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected to use A/D or Port 0.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} .
V _{PP}	Programming voltage for the EPROM devices. It should be +12.75V for programming and will float to 5V otherwise. The pin should not be above V _{CC} for ROM and CPU devices. This pin must be left floating in the application circuit for EPROM devices.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT*†	Output of the internal clock generator. The frequency of CLKOUT is 1/3 the oscillator frequency. It has a 33% duty cycle.
RESET	Reset input to the chip. Input low for a minimum 10 XTAL1 cycles to reset the chip. The subsequent low-to-high transition re-synchronizes CLKOUT and commences a 10-state-time RESET sequence.
BUSWIDTH*†	Input for bus width selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus. If this pin is left unconnected, it will rise to V _{CC} .
NMI*†	A positive transition causes a vector to external memory location 0000H.
INST*†	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle.
EA	Input for memory select (External Access). EA equal to a TTL-high causes memory accesses to locations 2000H through 3FFFH to be directed to on-chip ROM/EPROM. EA equal to a TTL-low causes accesses to these locations to be directed to off-chip memory. EA equal to 12.75V causes the device to enter the Programming Mode.
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV, it goes high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. RD is activated only during external memory reads.
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. BHE will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being written. BHE/WRH is activated only during external memory writes.

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
READY	Ready input to lengthen external memory cycles. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait mode until the next positive transition of CLKOUT occurs with READY high. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available in the CCR.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0†	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.
Port 1†	8-bit quasi-bidirectional I/O port.
Port 2†	8-bit multi-functional port. Six of its pins are shared with other functions in the 8096BH, the remaining 2 are quasi-bidirectional.
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups. Ports 3 and 4 are also used as a command, address and data path by EPROM devices operating in the Programming Mode.*
PMODE	Determines the EPROM programming mode.
PACT	A low signal in Auto Programming Mode indicates that programming is in progress. A high signal indicates programming is complete.
PVAL	A low signal in Auto Programming Mode indicates that the device programmed correctly.
SALE	A falling edge in Auto Programming Mode indicates that Ports 3 and 4 contain valid programming address/command information (output from master).
SPROG	A falling edge in Auto Programming Mode indicates that Ports 3 and 4 contain valid programming data (output from master).
SID	Assigns a pin of Ports 3 and 4 to each slave to pass programming verification.
PALE	A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates that Ports 3 and 4 contain valid programming address/command information (input to slave).
PROG	A falling edge in Slave Programming Mode indicates that Ports 3 and 4 contain valid programming data (input to slave).
PVER	A high signal in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly.
PVAL	A high signal in Slave Programming Mode indicates the device programmed correctly.
PDO	A low signal in Slave Programming Mode indicates that the PROG pulse was applied for longer than allowed.

*Not available on Shrink-DIP package

†Not available on 48-pin device

‡Port 0.0.1.2.3 not available on 48-pin device

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	−55°C to +125°C
Storage Temperature	−60°C to +150°C
Voltage from \overline{EA} or V_{PP} to V_{SS} or ANGND	−0.3V to +13.0V
Voltage from Any Other Pin to V_{SS} or ANGND	−0.3V to +7.0V(1)
Average Output Current from Any Pin	10 mA
Power Dissipation(2)	1.5W

NOTES:

1. This includes V_{PP} and \overline{EA} on ROM and CPU only devices.
2. Power dissipation is based on package heat transfer limitations, not device power consumption.

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

OPERATING CONDITIONS

(All characteristics in this data sheet apply to these operating conditions unless otherwise noted.)

Symbol	Parameter	Min	Max	Units
T_A	Ambient Temperature Under Bias Commercial Temp.	0	+70	°C
T_A	Ambient Temperature Under Bias Extended Temp.	−40	+85	°C
V_{CC}	Digital Supply Voltage	4.50	5.50	V
V_{REF}	Analog Supply Voltage	4.50	5.50	V
F_{OSC}	Oscillator Frequency	6.0	12	MHz
V_{PD}	Power-Down Supply Voltage	4.50	5.50	V

NOTE:

ANGND and V_{SS} should be nominally at the same potential.

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Units	Test Conditions
I_{CC}	V_{CC} Supply Current Commercial Temp.		240	mA	All Outputs Disconnected.
I_{CC}	V_{CC} Supply Current Extended Temp.		270	mA	
I_{CC1}	V_{CC} Supply Current ($T_A \geq 70^\circ\text{C}$)		185	mA	
I_{PD}	V_{PD} Supply Current		1	mA	Normal operation and Power-Down.
I_{REF}	V_{REF} Supply Current Commercial Temp.		8	mA	
I_{REF}	V_{REF} Supply Current Extended Temp.		10	mA	
V_{IL}	Input Low Voltage	−0.3	+0.8	V	

DC CHARACTERISTICS (Continued)

Symbol	Parameter	Min	Max	Units	Test Conditions
V_{IH}	Input High Voltage (Except RESET, NMI, XTAL1)	2.0	$V_{CC} + 0.5$	V	
V_{IH1}	Input High Voltage, RESET Rising	2.4	$V_{CC} + 0.5$	V	
V_{IH2}	Input High Voltage, RESET Falling (Hysteresis)	2.1	$V_{CC} + 0.5$	V	
V_{IH3}	Input High Voltage, NMI, XTAL1	2.2	$V_{CC} + 0.5$	V	
I_{LI}	Input Leakage Current to each pin of HSI, P3, P4, and to P2.1.		± 10	μA	$V_{in} = 0$ to V_{CC}
I_{LI1}	DC Input Leakage Current to each pin of P0		+3	μA	$V_{in} = 0$ to V_{CC}
I_{IH}	Input High Current to \overline{EA}		100	μA	$V_{IH} = 2.4V$
I_{IL}	Input Low Current to each pin of P1, and to P2.6, P2.7 Commercial Temp.		-125	μA	$V_{IL} = 0.45V$
I_{IL}	Input Low Current to each pin of P1, and to P2.6, P2.7 Extended Temp.		-150	μA	$V_{IL} = 0.45V$
I_{IL1}	Input Low Current to RESET	-0.25	-2	mA	$V_{IL} = 0.45V$
I_{IL2}	Input Low Current P2.2, P2.3, P2.4, READY, BUSWIDTH		-50	μA	$V_{IL} = 0.45V$
V_{OL}	Output Low Voltage on Quasi-Bidirectional port pins and P3, P4 when used as ports		0.45	V	$I_{OL} = 0.8$ mA (Note 1)
V_{OL1}	Output Low Voltage on Quasi-Bidirectional port pins and P3, P4 when used as ports		0.75	V	$I_{OL} = 2.0$ mA (Notes 1, 2, 3)
V_{OL2}	Output Low Voltage on Standard Output pins, RESET and Bus/Control Pins		0.45	V	$I_{OL} = 2.0$ mA (Notes 1, 2, 3)
V_{OH}	Output High Voltage on Quasi-Bidirectional pins	2.4		V	$I_{OH} = -20$ μA (Note 1)
V_{OH1}	Output High Voltage on Standard Output pins and Bus/Control pins	2.4		V	$I_{OH} = -200$ μA (Note 1)
I_{OH3}	Output High Current on RESET	-50		μA	$V_{OH} = 2.4V$
C_S	Pin Capacitance (Any Pin to V_{SS})		10	pF	$F_{TEST} = 1.0$ MHz

NOTES:

1. Quasi-bidirectional pins include those on P1, for P2.6 and P2.7. Standard Output Pins include TXD, RXD (Mode 0 only), PWM, and HSO pins. Bus/Control pins include CLKOUT, ALE, BHE, RD, WR, INST and AD0-15.

2. Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45V.

I_{OL} on quasi-bidirectional pins and Ports 3 and 4 when used as ports: 4.0 mA

I_{OL} on standard output pins and RESET: 8.0 mA

I_{OL} on Bus/Control pins: 2.0 mA

3. During normal (non-transient) operation the following limits apply:

Total I_{OL} on Port 1 must not exceed 8.0 mA.

Total I_{OL} on P2.0, P2.6, RESET and all HSO pins must not exceed 15 mA.

Total I_{OL} on Port 3 must not exceed 10 mA.

Total I_{OL} on P2.5, P2.7, and Port 4 must not exceed 20 mA.

TIMING REQUIREMENTS (The system must meet these specifications to work with the 8X9XBH.)

Symbol	Parameter	Min	Max	Units
$T_{CLYX}^{(2, 3)}$	READY Hold after CLKOUT Edge	0 ⁽¹⁾		ns
T_{LLYV}	End of ALE/ \overline{ADV} to READY Valid		$2 T_{OSC} - 70$	ns
T_{LLYH}	End of ALE/ \overline{ADV} to READY High	$2 T_{OSC} + 40$	$4 T_{OSC} - 80$	ns
T_{YLYH}	Non-Ready Time		1000	ns
$T_{AVDV}^{(4)}$	Address Valid to Input Data Valid		$5 T_{OSC} - 120^{(5)}$	ns
T_{RLDV}	\overline{RD} Active to Input Data Valid		$3 T_{OSC} - 100^{(5)}$	ns
T_{RHDx}	Data Hold after \overline{RD} Inactive	0		ns
T_{RHDZ}	\overline{RD} Inactive to Input Data Float	0	$T_{OSC} - 25$	ns
$T_{AVGV}^{(2, 4)}$	Address Valid to BUSWIDTH Valid		$2 T_{OSC} - 125$	ns
$T_{LLGX}^{(2, 3)}$	BUSWIDTH Hold after ALE/ \overline{ADV} Low	$T_{OSC} + 40$		ns
$T_{LLGV}^{(2, 3)}$	ALE/ \overline{ADV} Low to BUSWIDTH Valid		$T_{OSC} - 75$	ns
T_{RLPV}	Reset Low to Ports Valid		$10 T_{OSC}$	ns

NOTES:

1. If the 48-pin or 64-pin device is being used then this timing can be generated by assuming that the CLKOUT falling edge has occurred at $2 T_{OSC} + 55 (T_{LLCH}(\text{max}) + T_{CHCL}(\text{max}))$ after the falling edge of ALE.
2. Pins not bonded out on 64-pin devices.
3. Pins not bonded out on 48-pin devices.
4. The term "Address Valid" applies to AD0-15, BHE and INST.
5. If wait states are used, add $3 T_{OSC} * N$ where N = number of wait states.

TIMING RESPONSES (MCS-96 devices meet these specs.)

Symbol	Parameter	Min	Max	Units
F _{XTAL}	Oscillator Frequency	6.0	12.0	MHz
T _{OSC}	Oscillator Period	83	166	ns
T _{OHCH}	XTAL1 Rising Edge to Clockout Rising Edge	0 ⁽⁴⁾	120 ⁽⁴⁾	ns
T _{CHCH} ^(1, 4)	CLKOUT Period ⁽³⁾	3 T _{OSC} ⁽³⁾	3 T _{OSC} ⁽³⁾	ns
T _{CHCL} ^(1, 4)	CLKOUT High Time	T _{OSC} - 35	T _{OSC} + 10	ns
T _{CLLH} ^(1, 4)	CLKOUT Low to ALE High	- 30	+ 15	ns
T _{LLCH} ⁽⁴⁾	ALE/ \overline{ADV} Low to CLKOUT High ⁽¹⁾	T _{OSC} - 25	T _{OSC} + 45	ns
T _{LHLL}	ALE/ \overline{ADV} High Time	T _{OSC} - 30	T _{OSC} + 35 ⁽⁵⁾	ns
T _{AVLL} ⁽⁶⁾	Address Setup to End of ALE/ \overline{ADV}	T _{OSC} - 50		ns
T _{RLAZ} ⁽⁷⁾	\overline{RD} or \overline{WR} Low to Address Float Commercial Temp.	Typ. = 0	10	ns
T _{RLAZ} ⁽⁷⁾	\overline{RD} or \overline{WR} Low to Address Float Extended Temp.		25	ns
T _{LLRL}	End of ALE/ \overline{ADV} to \overline{RD} or \overline{WR} Active	T _{OSC} - 40		ns
T _{LLAX} ⁽⁷⁾	Address Hold after End of ALE/ \overline{ADV}	T _{OSC} - 40		ns
T _{WLWH}	\overline{WR} Pulse Width	3 T _{OSC} - 35 ⁽²⁾		ns
T _{QVWH}	Output Data Valid to End of \overline{WR} / \overline{WRL} / \overline{WRH}	3 T _{OSC} - 60 ⁽²⁾		ns
T _{WHQX}	Output Data Hold after \overline{WR} / \overline{WRL} / \overline{WRH}	T _{OSC} - 50		ns
T _{WHLH}	End of \overline{WR} / \overline{WRL} / \overline{WRH} to ALE/ \overline{ADV} High	T _{OSC} - 75		ns
T _{RLRH}	\overline{RD} Pulse Width	3 T _{OSC} - 30 ⁽²⁾		ns
T _{RHLH}	End of \overline{RD} to ALE/ \overline{ADV} High	T _{OSC} - 45		ns
T _{CLLL} ⁽⁴⁾	CLOCKOUT Low ⁽¹⁾ to ALE/ \overline{ADV} Low	T _{OSC} - 40	T _{OSC} + 35	ns
T _{RHBX} ⁽⁴⁾	\overline{RD} High to INST ⁽¹⁾ , \overline{BHE} , AD8-15 Inactive	T _{OSC} - 25	T _{OSC} + 30	ns
T _{WHBX} ⁽⁴⁾	\overline{WR} High to INST ⁽¹⁾ , \overline{BHE} , AD8-15 Inactive	T _{OSC} - 50	T _{OSC} + 100	ns
T _{HLLH}	\overline{WRL} , \overline{WRH} Low to \overline{WRL} , \overline{WRH} High	2 T _{OSC} - 35	2 T _{OSC} + 40	ns
T _{LLHL}	ALE/ \overline{ADV} Low to \overline{WRL} , \overline{WRH} Low	2 T _{OSC} - 30	2 T _{OSC} + 55	ns
T _{QVHL}	Output Data Valid to \overline{WRL} , \overline{WRH} Low	T _{OSC} - 60		ns


NOTES:

1. Pins not bonded out on 64-pin devices.
2. If more than one wait state is desired, add 3 T_{OSC} for each additional wait state.
3. CLKOUT is directly generated as a divide by 3 of the oscillator. The period will be 3 T_{OSC} ± 10 ns if T_{OSC} is constant and the rise and fall times on XTAL1 are less than 10 ns.
4. CLKOUT, INST, and \overline{BHE} pins not bonded out on 48-pin and 64-pin devices.
5. Max spec applies only to ALE. Min spec applies to both ALE and \overline{ADV} .
6. The term "Address Valid" applies to AD0-15, \overline{BHE} and INST.
7. The term "Address" in this definition applies to AD0-7 for 8-bit cycles, and AD0-15 for 16-bit cycles.

EXTERNAL CLOCK DRIVE


Symbol	Parameter	Min	Max	Units
$1/T_{OLOL}$	Oscillator Frequency	6	12	MHz
T_{OH0X}	High Time	25		ns
T_{OLOX}	Low Time	30		ns
T_{OLOH}	Rise Time		15	ns
T_{OHOL}	Fall Time		15	ns

EXTERNAL CLOCK DRIVE WAVEFORMS




An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications the capacitance will not exceed 20 pF.


EXTERNAL CRYSTAL CONNECTIONS




EXTERNAL CLOCK CONNECTIONS




AC TESTING INPUT, OUTPUT WAVEFORMS



AC TESTING FLOAT WAVEFORMS



MINIMUM HARDWARE CONFIGURATION CIRCUITS



270090-52

270090-53


AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT TIMING—SHIFT REGISTER MODE

Test Conditions: Load Capacitance = 80 pF

Symbol	Parameter	Min	Max	Units
T _{XLXL}	Serial Port Clock Period	8 T _{OSC}		ns
T _{XLXH}	Serial Port Clock Falling Edge to Rising Edge	4 T _{OSC} - 50	4 T _{OSC} + 50	ns
T _{QVXH}	Output Data Setup to Clock Rising Edge	3 T _{OSC}		ns
T _{XHQX}	Output Data Hold After Clock Rising Edge	2 T _{OSC} - 70		ns
T _{XHQV}	Next Output Data Valid After Clock Rising Edge		2 T _{OSC} + 50	ns
T _{DVXH}	Input Data Setup to Clock Rising Edge	2 T _{OSC} + 200		ns
T _{XHDX}	Input Data Hold After Clock Rising Edge	0		ns
T _{XHQZ}	Last Clock Rising to Output Float		5 T _{OSC}	ns

WAVEFORM—T_{RLPV}




270090-60

PRELIMINARY

7-17

WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE



A/D CONVERTER SPECIFICATIONS

A/D Converter operation is verified only on the 8097BH, 8397BH, 8095BH, 8395BH, 8797BH, 8795BH.

The absolute conversion accuracy is dependent on the accuracy and stability of V_{REF} .

See the MCS-96 A/D Converter Quick Reference for definitions of A/D Converter terms.

Parameter	Typical*	Minimum	Maximum	Units**	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	± 4	LSBs	
Full Scale Error	-0.5 ± 0.5			LSBs	
Zero Offset Error	± 0.5			LSBs	
Non-Linearity		0	± 4	LSBs	
Differential Non-Linearity		> -1	$+2$	LSBs	
Channel-to-Channel Matching		0	± 1	LSBs	
Repeatability	± 0.25			LSBs	
Temperature Coefficients:					
Offset	0.009			LSB/°C	
Full Scale	0.009			LSB/°C	
Differential Non-Linearity	0.009			LSB/°C	
Off Isolation		-60		dB	1, 3
Feedthrough	-60			dB	1
V_{CC} Power Supply Rejection	-60			dB	1
Input Series Resistance		1K	5K	Ω	4
DC Input Leakage		0	3.0	μA	
Sample Delay		$3 T_{OSC} - 50$	$3 T_{OSC} + 50$	ns	2
Sample Time		$12 T_{OSC} - 50$	$12 T_{OSC} + 50$	ns	
Sampling Capacitor			2	pF	

NOTES:

* These values are expected for most devices at 25°C.

** An "LSB", as used here, is defined in the MCS-96 A/D Converter Quick Reference and has a value of approximately 5 mV.

1. DC to 100 KHz.

2. For starting the A/D with an HSO Command.

3. Multiplexer Break-Before-Make Guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

EPROM SPECIFICATIONS

EPROM PROGRAMMING OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
T _A	Ambient Temperature during Programming	20	30	°C
V _{CC} , V _{PD} , V _{REF} ⁽¹⁾	Supply Voltages during Programming	4.5	5.5	V
V _{EA}	Programming Mode Supply Voltage	9.0	13.0	V ⁽²⁾
V _{PP}	EPROM Programming Supply Voltage	12.50	13.0	V ⁽²⁾
V _{SS} , ANGND ⁽³⁾	Digital and Analog Ground	0	0	V
F _{OSC1}	Oscillator Frequency during Auto and Slave Programming	6.0	6.0	MHz
F _{OSC2}	Oscillator Frequency during Run-Time Programming	6.0	12.0	MHz

NOTES:

1. V_{CC}, V_{PD} and V_{REF} should nominally be at the same voltage during programming.
2. V_{EA} and V_{PP} must never exceed the maximum voltage for any amount of time or the device may be damaged.
3. V_{SS} and ANGND should nominally be at the same voltage (0V) during programming.


AC EPROM PROGRAMMING CHARACTERISTICS

Symbol	Parameter	Min	Max	Units
T _{AVLL}	ADDRESS/COMMAND Valid to PALE Low	0		T _{OSC}
T _{LLAX}	ADDRESS/COMMAND Hold After PALE Low	80		T _{OSC}
T _{DVPL}	Output Data Setup Before $\overline{\text{PROG}}$ Low	0		T _{OSC}
T _{PLDX}	Data Hold After $\overline{\text{PROG}}$ Falling	80		T _{OSC}
T _{LLH}	PALE Pulse Width	180		T _{OSC}
T _{PLPH}	$\overline{\text{PROG}}$ Pulse Width	250 T _{OSC}	100 μ s + 144 T _{OSC}	
T _{LHPL}	PALE High to $\overline{\text{PROG}}$ Low	250		T _{OSC}
T _{PHLL}	$\overline{\text{PROG}}$ High to Next PALE Low	600		T _{OSC}
T _{PHDX}	Data Hold After $\overline{\text{PROG}}$ High	30		T _{OSC}
T _{PHVV}	$\overline{\text{PROG}}$ High to PVER/ $\overline{\text{PDO}}$ Valid	500		T _{OSC}
T _{LLVH}	PALE Low to PVER/ $\overline{\text{PDO}}$ High	100		T _{OSC}
T _{PLDV}	$\overline{\text{PROG}}$ Low to VERIFICATION/DUMP Data Valid	100		T _{OSC}
T _{SHLL}	RESET High to First PALE Low (not shown)	2000		T _{OSC}

DC EPROM PROGRAMMING CHARACTERISTICS

Symbol	Parameter	Min	Max	Units
I _{pp}	V _{pp} Supply Current (Whenever Programming)		100	mA

WAVEFORM—EPROM PROGRAMMING



8X9XBH ERRATA

Devices covered by this data sheet (see Revision History) have the following errata.

1. INDEXED, 3 OPERAND MULTIPLY

The displacement portion of an indexed, three operand (byte or word) multiply may not be in the range of 200H thru 17FFH inclusive. If you must use these displacements, execute an indexed, two operand multiply and a move if necessary.

2. HSI FIFO OPERATION

The High Speed Input (HSI) has three deviations from the specifications. Note that "events" are defined as one or more pin transitions. "Entries" are defined as the recording of one or more events.

- A. The resolution is nine states instead of eight states. Events occurring on the same pin more frequently than once every nine states may be lost.
- B. A mismatch between the nine state HSI resolution and the eight state hardware timer causes one time-lag value to be skipped every nine timer counts. Events may receive a time-tag one count later than expected.
- C. If the FIFO and Holding Register are empty, the first event will transfer into the Holding Register, leaving the FIFO empty again. The next event that occurs will be the first event loaded into the empty FIFO. If the first two events into an **empty** FIFO (not counting the Holding Register) occur coincident with each other, both are recorded as one entry with one time-tag. If the second event

occurs within 9 states after the first, the events will be entered separately with time-tags at least one count apart. If the second event enters the FIFO coincident with the "skipped" time-tag situation (see B above) the time tags will be at least two counts apart.

3. RESERVED LOCATION 2019H

The 1990 Architectural Overview recommended that address 2019H be loaded with 0FFH. The recommendation is now 20H.

4. RESERVED LOCATION 201CH

Reading reserved location 201CH, either internally or externally, will return "201C" as data.

5. SERIAL PORT SECTION

Serial Port Flags—Reading SP_STAT may not clear the TI or RI flag if that flag was set within two state times prior to the read. In addition, the parity error bit (RPE/RB8) may not be correct if it is read within two state times after RI is set. Use the following code to replace ORB sp_image, SP_STAT.

```

SP_READ:  LDB TEMP, SP_STAT
           ORB SP_IMAGE, TEMP
           JBS TEMP,5,SP_READ; if TI is
           set then read again
           JBS TEMP,6,SP_READ; if RI is
           set then read again
           ANDB SP_IMAGE,#7FH; clear
           false RB8/RPE
           ORB SP_IMAGE, TEMP; load
           correct RB8/RPE

```

DATA SHEET REVISION HISTORY

This data sheet (270090-010) is valid for devices marked with an "E" at the end of the topside tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The difference between this data sheet (-010) and the previous one (-009) is the I_{OL}/I_{OH} for float waveform testing changed from ± 15 mA to ± 8 mA (this data sheet).

The following differences exist between (-009) data sheet and (-008).

1. The Express (extended temperature and burn-in options) were added to this data sheet. The 8X9XBH Express data sheet (270433-004) is now obsolete.
2. Changes were made to the format of the data sheet and the SFR descriptions were removed. No specification changes made.
3. Added Reserved Location 201CH errata.

The following differences exist between the -008 data sheet and the -007 data sheet.

1. The -007 data sheet was valid for devices marked with a "D" at the end of the top side tracking number.
2. The following errata were removed: RESET and the Quasi-Bidirectional Ports, Software RESET Timing, and Using T2CLK as the source for Timer2.
3. The HSI FIFO Operation errata definition was changed to match change in the HSI FIFO Operation.

The following differences exist between the -007 data sheet and the -006 data sheet.

1. T_{CCLH} changed from Min = -20 ns, Max = +25 ns to Min = -30 ns, Max = +15 ns.
2. T_{XHGX} changed from Min = $2 T_{OSC}$ - 50 ns to Min = $2 T_{OSC}$ - 70 ns.
3. T_{OLOX} changed from Min = 25 ns to Min = 30 ns.
4. An errata was added changing the recommendation for address 2019H from 0FFH to 20H.
5. The power supply sequencing section has been deleted. The information is in the Hardware Design Information.
6. The method of identifying the current change indicator was added to the differences between the -005 and -004 data sheets.

7. A bug was not documented in the -004 data sheet and was fixed before the -005 data sheet. Information on the bug was added to the difference between the -005 and -004 data sheets.

Differences between -006 and -005 data sheets.

1. All EPROM programming mode information has been deleted and moved to the Hardware Design Information chapter.
2. Shrink-DIP package information has been added.
3. A new RESET timing specification has been added for clarity.
4. Software Reset pin timing information has been added.
5. HSO I_{OL} specifications have been improved so that all HSO pins have the same drive capability.
6. Port 3 and Port 4 pin descriptions were clarified, indicating the necessity of pullup if the pins are used as ports.
7. HSI FIFO overflow description added.

Differences between the -005 and the -004 data sheets.

1. The -005 data sheet corresponds to devices marked with a "D" at the end of the topside tracking number. The -004 data sheet corresponded to devices which are not marked with a "D".
2. Much of the description of device functionality has been deleted. All of this information is already in the MCS-96 Architectural Overview.
3. The A/D converter specification for Differential Non-linearity has been changed to be a minimum of > -1 lsbs to a maximum of $+2$ lsbs.
4. 8X9XBH errata section. The JBS and JBC on Port 0 errata has been fixed on the latest device stepping.
5. 8X9XBH errata section. The errata for the 48-pin devices has been fixed on the latest device stepping. This errata caused the upper 8 bits on the Address/Data bus to be latched when resetting into an 8-bit external memory system.
6. 8X9XBH errata section. An errata existed which caused the device to be held in RESET for extended periods of time with the internal RESET pin pulled down internally. The condition occurred when the XTAL inputs were driven before V_{CC} was stable and within the data sheet specification. The condition was worse at cold. This errata was not documented in the -004 data sheet. It has been fixed on the latest device stepping.
7. 8X9XBH errata section. Errata 3 and 4 have been added to the errata list. These errata exist for all steppings of the device.

sheets.

1. The bus control figures and bus timing diagrams were modified to more accurately describe their operation. In particular the 8-bit bus modes now reflect the use of Write Strobe Mode.
2. Additional text was added to the Analog/Digital description of the conversion process to clarify its operation and usefulness.
3. Text was added to the interrupt description section to indicate the maximum transition speed of the input signal relative to the CPU's state timing. A figure was included to graphically demonstrate the interrupt response timing.
4. The pin descriptions were modified to indicate that V_{PP} must normally float in the application.
5. The input low voltage specification (V_{IL1}) was deleted and is covered by the V_{IL} specification.
6. A suggested minimum configuration circuit was added to the material.

Non-Linearly has been corrected to be a maximum of +2 LSB's.

8. The EPROM programming section figures were corrected to indicate the correct interface to a 2764A-2. A reset circuit was added to these figures and the signal PVAL (Port 3.X and Port 4.X) is now identified as the valid signal for program verification in the Auto Programming Mode. Text was added to this section to reference the requirement of using the Auto Configuration Byte Programming Mode for 48-lead devices. Figure 22A was edited for corrections to the text, and now indicates PVER (Port 2.0). The EPROM circuits were corrected to show 6 MHz operation for programming devices from internal micro-code.
9. The protected memory section was edited to indicate that the CPU will enter a "JUMP ON SELF" condition when ROM/EPROM dump mode is complete.
10. An 8X9XBH ERRATA section was added.
11. This REVISION HISTORY was added.

Differences between the -003 and the -004 data sheets

1. The -003 data sheet corresponds to devices marked with a "D" at the end of the top-side marking number. The -004 data sheet corresponds to devices which are not marked with a "D".

2. Much of the description of device functionality has been deleted. All of this information is already in the MCS-95 Architectural Overview.

3. The A/D converter specification for Offset/Non-Linearly has been changed to be a minimum of > -1 LSB to a maximum of $+2$ LSB's.

4. 8X9XBH errata section: The J85 and J8C Pin Port 0 errata has been fixed on the latest device shipping.

5. 8X9XBH errata section: The errata for the 48-pin devices has been fixed on the latest device shipping. This errata caused the upper 4 bits on the Address/Data bus to be latched when reading into an 8-pin external memory system.

6. 8X9XBH errata section: An errata existed which caused the device to be held in RESET for extended periods of time with the internal RESET pin pulled down internally. The condition occurred when the XTAL inputs were driven before V_{CC} was stable and within the data sheet specification. This condition was worse at cold start. This errata was not documented in the -004 data sheet. It has been fixed on the latest device shipping.

7. 8X9XBH errata section: Errata 3 and 4 have been added to the errata list. These errata exist for all shipments of the device.

The following differences exist between the -003 data sheet and the -004 data sheet.

1. The -007 data sheet was valid for devices marked with a "D" at the end of the top-side marking number.

2. The following errata were removed: RESET and the Cross-Bidirectional Port. Software RESET Timing and using TSELK as the source for Timing.

3. The H8L FIFO Operation errata definition was changed to match changes in the H8L FIFO Operation.

The following differences exist between the -003 data sheet and the -004 data sheet.

1. TSELK changed from Min = -20 ns, Max = +20 ns to Min = -20 ns, Max = +10 ns.

2. TSELK changed from Min = 2 TOSC - 70 ns to Min = 2 TOSC - 70 ns.

3. TSELK changed from Min = 20 ns to Min = 30 ns.

4. An errata was added changing the recommendation for address 2019H from 0FFH to 20H.

5. The power supply sequencing section has been deleted. The information is in the Hardware Design Information.

6. The method of identifying the current change in direction was added to the difference between the -003 and -004 data sheets.

8097JF/8397JF/8797JF COMMERCIAL/EXPRESS HMOS MICROCONTROLLER

8797JF: an 8097JF with 16 Kbytes of On-Chip EPROM

8397JF: an 8097JF with 16 Kbytes of On-Chip ROM

- 232 Byte Register File
- 256 Bytes XRAM for Code
- 10-Bit A/D Converter with S/H
- Five 8-Bit I/O Ports
- 20 Interrupt Sources
- Pulse-Width Modulated Output
- ROM/EPROM Lock
- Run-Time Programmable EPROM (OTP)
- Extended Temperature Available
- High Speed I/O Subsystem
- Full Duplex Serial Port
- Dedicated Baud Rate Generator
- 6.25 μ s 16 x 16 Multiply
- 6.25 μ s 32/16 Divide
- 16-Bit Watchdog Timer
- Four 16-Bit Software Timers
- Two 16-Bit Counter/Timers
- Extended Burn-In Available

The MCS-96 family of 16-bit microcontrollers consists of many members, all of which are designed for high-speed control functions. The MCS-96 family members produced using Intel's HMOS-III process are described in this data sheet.

The CPU supports bit, byte, and word operations. Thirty-two bit double-words are supported for a subset of the instruction set. With a 12 MHz input frequency the 8097JF can do a 16-bit addition in 1.0 μ s and a 16 x 16-bit multiply or 32/16 divide in 6.25 μ s. Instruction execution times average 1 to 2 μ s in typical applications.

Four high-speed trigger inputs are provided to record the times at which external events occur. Six high-speed pulse generator outputs are provided to trigger external events at preset times. The high-speed output unit can simultaneously perform software timer functions. Up to four 16-bit software timers can be in operation at once.

The on-chip A/D converter includes a Sample and Hold, and converts up to 8 multiplexed analog input channels to 10-bit digital values. With a 12 MHz crystal, each conversion takes 22 μ s.

Also provided on-chip are a serial port, a Watchdog Timer and a pulse-width modulated output signal.

With the commercial (standard) temperature option, operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the extended temperature range option, operational characteristics are guaranteed over the temperature range of -40°C to +85°C. Unless otherwise noted, the specifications are the same for both options.

With the extended burn-in option, the burn-in is dynamic for a minimum time of 160 hours at 125°C with $V_{CC} = 5.5V \pm 0.5V$, following the guidelines in MIL-STD-883, Method 1015.

See the Packaging information for extended temperature and extended burn-in designators.

8097JF	8397JF	8797JF
16 Kbytes EPROM	16 Kbytes ROM	16 Kbytes EPROM
232 Byte Register File	232 Byte Register File	232 Byte Register File
256 Bytes XRAM for Code	256 Bytes XRAM for Code	256 Bytes XRAM for Code
10-Bit A/D Converter with S/H	10-Bit A/D Converter with S/H	10-Bit A/D Converter with S/H
Five 8-Bit I/O Ports	Five 8-Bit I/O Ports	Five 8-Bit I/O Ports
20 Interrupt Sources	20 Interrupt Sources	20 Interrupt Sources
Pulse-Width Modulated Output	Pulse-Width Modulated Output	Pulse-Width Modulated Output
ROM/EPROM Lock	ROM/EPROM Lock	ROM/EPROM Lock
Run-Time Programmable EPROM (OTP)	Run-Time Programmable EPROM (OTP)	Run-Time Programmable EPROM (OTP)
Extended Temperature Available	Extended Temperature Available	Extended Temperature Available
High Speed I/O Subsystem	High Speed I/O Subsystem	High Speed I/O Subsystem
Full Duplex Serial Port	Full Duplex Serial Port	Full Duplex Serial Port
Dedicated Baud Rate Generator	Dedicated Baud Rate Generator	Dedicated Baud Rate Generator
6.25 μ s 16 x 16 Multiply	6.25 μ s 16 x 16 Multiply	6.25 μ s 16 x 16 Multiply
6.25 μ s 32/16 Divide	6.25 μ s 32/16 Divide	6.25 μ s 32/16 Divide
16-Bit Watchdog Timer	16-Bit Watchdog Timer	16-Bit Watchdog Timer
Four 16-Bit Software Timers	Four 16-Bit Software Timers	Four 16-Bit Software Timers
Two 16-Bit Counter/Timers	Two 16-Bit Counter/Timers	Two 16-Bit Counter/Timers
Extended Burn-In Available	Extended Burn-In Available	Extended Burn-In Available




Figure 1. 8X97JF Block Diagram




Figure 2. 8X97JF Memory Map

PACKAGING

The 8097JF is available in 64-pin and 68-pin packages, with and without on-chip ROM or EPROM. The 8097JF numbering system is shown in Figure 3. Figures 5–6 show the pinouts for the 64- and 68-pin packages. The 64-pin version is offered in a Shrink-DIP package while the 68-pin versions come in a Plastic Leaded Chip Carrier (PLCC).

8X97JF PACKAGING

Factory Masked ROM		CPU		User Programmable	
				OTP	
68-Pin	64-Pin	68-Pin	64-Pin	68-Pin	64-Pin
8397JF	8397JF	8097JF	8097JF	8797JF	8797JF

Figure 3. The 8097JF Family Nomenclature

Package Designators:

N = PLCC
U = Shrink DIP

Prefix Designators:

T = Extended Temperature
L = Extended Temperature with 160 hrs Burn-in

Package Type	θ_{ja}	θ_{jc}
68L PLCC	37°C/W	13°C/W
64L Shrink DIP	56°C/W	—

Figure 4. 8X97JF Thermal Characteristics

All thermal impedance data is approximate for static air conditions a 1W of power dissipation. Values will change depending on operating conditions and application. See the Intel *Packaging Handbook* (Order Number 240800) for a description of Intel's thermal impedance test methodology.




Figure 5. 68-Pin PLCC Package




Figure 6. Shrink-DIP Package

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (5V).
V _{SS}	Digital circuit ground (0V). There are two V _{SS} pins, both of which must be connected.
V _{PD}	RAM standby supply voltage (5V). This voltage must be present during normal operation. In a Power Down condition (i.e., V _{CC} drops to zero), if RESET is activated before V _{CC} drops below spec and V _{PD} continues to be held within spec., the top 16 bytes in the Register File will retain their contents.
V _{REF}	Reference voltage for the A/D converter (5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected to use A/D or Port 0.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} .
V _{PP}	Programming voltage for the EPROM devices. It should be +12.75V for programming and will float to 5V otherwise. It should not be above V _{CC} for ROM or CPU devices. This pin must be left floating in the application circuit for EPROM devices.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT*	Output of the internal clock generator. The frequency of CLKOUT is 1/3 the oscillator frequency. It has a 33% duty cycle.
RESET	Reset input to the chip. Input low for a minimum of 10 XTAL1 cycles to reset the chip. The subsequent low-to-high transition re-synchronizes CLKOUT and commences a 10-state-time RESET sequence.
BUSWIDTH*	Input for bus width selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus. If this pin is left unconnected, it will rise to V _{CC} .
NMI*	A positive transition causes a vector to external memory location 0000H.
INST*	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle.
EA	Input for memory select (External Access). EA equal to a TTL-high causes memory accesses to locations 2000H through 5FFF to be directed to on-chip ROM/EPROM. EA equal to a TTL-low causes accesses to these locations to be directed to off-chip memory. EA = +12.75V causes the device to enter the Programming Mode.
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. RD is activated only during external memory reads.
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. BHE will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being written. BHE/WRH is activated only during external memory writes.

*Not available on Shrink-DIP Package

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
READY	Ready input to lengthen external memory cycles. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait mode until the next positive transition of CLKOUT occurs with READY high. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available in the CCR.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.
Port 1	8-bit quasi-bidirectional I/O port.
Port 2	8-bit multi-functional port. Six of its pins are shared with other functions in the 8096JF, the remaining 2 are quasi-bidirectional. These pins are also used to input and output control signals on EPROM devices in Programming Mode.
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus, which has strong internal pull-ups. Ports 3 and 4 are also used as a command, address and data path by EPROM devices operating in the Programming Mode.
PMODE	Determines the EPROM programming mode.
PACT	A low signal in Auto Programming Mode indicates that programming is in progress. A high signal indicates programming is complete.
PVAL	A low signal in Auto Programming Mode indicates that the device programmed correctly.
SALE	A falling edge in Auto Programming Mode indicates that Ports 3 and 4 contain valid programming address/command information (output from master).
SPROG	A falling edge in Auto Programming Mode indicates that Ports 3 and 4 contain valid programming data (output from master).
SID	Assigns a pin of Ports 3 and 4 to each slave to pass programming verification.
PALE	A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates that Ports 3 and 4 contain valid programming address/command information (input to slave).
PROG	A falling edge in Slave Programming Mode indicates that Ports 3 and 4 contain valid programming data (input to slave).
PVER	A high signal in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly.
PVAL	A high signal in Slave Programming Mode indicates the device programmed correctly.
PDO	A low signal in Slave Programming Mode indicates that the PROG pulse was applied for longer than allowed.

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature	
Under Bias	–55°C to +125°C
Storage Temperature	–60°C to +150°C
Voltage from \overline{EA} or V_{PP} to V_{SS} or ANGND	–0.3V to +13.0V
Voltage from Any Other Pin to V_{SS} or ANGND	–0.3V to +7.0V(1)
Average Output Current from Any Pin	10 mA
Power Dissipation(2)	1.5W

NOTES:

1. This includes V_{PP} and \overline{EA} on ROM and CPU only devices.
2. Power dissipation is based on package heat transfer characteristics, not device power consumption.

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

OPERATING CONDITIONS

(All characteristics specified in this data sheet apply to these operating conditions unless otherwise noted.)

Symbol	Parameter	Min	Max	Units
T_A	Ambient Temperature Under Bias Commercial Temp.	0	+70	°C
T_A	Ambient Temperature Under Bias Extended Temp.	–40	+85	°C
V_{CC}	Digital Supply Voltage	4.50	5.50	V
V_{REF}	Analog Supply Voltage	4.50	5.50	V
F_{OSC}	Oscillator Frequency	6.0	12	MHz
V_{PD}	Power-Down Supply Voltage	4.50	5.50	V

NOTE:

ANGND and V_{SS} should be nominally at the same potential.

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Units	Test Conditions
I_{CC}	V_{CC} Supply Current Commercial Temp.		300	mA	All Outputs Disconnected
I_{CC}	V_{CC} Supply Current Extended Temp.		330	mA	
I_{CC}	V_{CC} Supply Current ($T_A \geq 70^\circ\text{C}$)		245	mA	
I_{PD}	V_{PD} Supply Current		1	mA	Normal operation and Power-Down
I_{REF}	V_{REF} Supply Current Commercial Temp.		8	mA	
I_{REF}	V_{REF} Supply Current Extended Temp.		10	mA	
V_{IL}	Input Low Voltage	–0.3	+0.8	V	
V_{IL1}	Input Low Voltage, \overline{RESET} Commercial Temp.	–0.3	+0.8	V	
V_{IL1}	Input Low Voltage, \overline{RESET} Extended Temp.	–0.3	+0.7	V	

DC CHARACTERISTICS (Continued)

Symbol	Parameter	Min	Max	Units	Test Conditions
V _{IH}	Input High Voltage (Except $\overline{\text{RESET}}$, NMI, XTAL1)	2.0	V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage, $\overline{\text{RESET}}$ Rising	2.4	V _{CC} + 0.5	V	
V _{IH2}	Input High Voltage, $\overline{\text{RESET}}$ Falling (Hysteresis)	2.1	V _{CC} + 0.5	V	
V _{IH3}	Input High Voltage, NMI, XTAL1 Commercial Temp.	2.2	V _{CC} + 0.5	V	
V _{IH3}	Input High Voltage, NMI, XTAL1 Extended Temp.	2.3	V _{CC} + 0.5	V	
I _{LI}	Input Leakage Current to each pin of HSI, P3, P4, and to P2.1		±10	μA	V _{IN} = 0 to V _{CC}
I _{LI1}	DC Input Leakage Current to each pin of P0		+3	μA	V _{IN} = 0 to V _{CC}
I _{IH}	Input High Current to $\overline{\text{E}}\overline{\text{A}}$		100	μA	V _{IH} = 2.4V
I _{IL}	Input Low Current to each pin of P1, and to P2.6, P2.7 Commercial Temp.		-125	μA	V _{IL} = 0.45V
I _{IL}	Input Low Current to each pin of P1, and to P2.6, P2.7 Extended Temp.		-150	μA	V _{IL} = 0.45V
I _{IL1}	Input Low Current to $\overline{\text{RESET}}$	-0.25	-2	mA	V _{IL} = 0.45V
I _{IL2}	Input Low Current P2.2, P2.3, P2.4, READY, BUSWIDTH		-50	μA	V _{IL} = 0.45V
V _{OL}	Output Low Voltage on Quasi-Bidirectional port pins and P3, P4 when used as ports		0.45	V	I _{OL} = 0.8 mA (Note 1)
V _{OL1}	Output Low Voltage on Quasi-Bidirectional port pins and P3, P4 when used as ports		0.75	V	I _{OL} = 2.0 mA (Notes 1, 2, 3)
V _{OL2}	Output Low Voltage on Standard Output pins, $\overline{\text{RESET}}$ and Bus/Control Pins		0.45	V	I _{OL} = 2.0 mA (Notes 1, 2, 3)
V _{OH}	Output High Voltage on Quasi-Bidirectional pins	2.4		V	I _{OH} = -20 μA (Note 1)
V _{OH1}	Output High Voltage on Standard Output pins and Bus/Control pins	2.4		V	I _{OH} = -200 μA (Note 1)
I _{OH3}	Output High Current on $\overline{\text{RESET}}$	-50		μA	V _{OH} = 2.4V
C _S	Pin Capacitance (Any Pin to V _{SS})		10	pF	F _{TEST} = 1.0 MHz

NOTES:

1. Quasi-bidirectional pins include those on P1, for P2.6 and P2.7. Standard Output Pins include TXD, RXD (Mode 0 only), PWM and HSO pins. Bus/Control pins include CLKOUT, ALE, BHE, RD, WR, INST and AD0-15.

2. Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45V.

I_{OL} on quasi-bidirectional pins and Ports 3 and 4 when used as ports: 4.0 mA

I_{OL} on standard output pins and $\overline{\text{RESET}}$: 8.0 mA

I_{OL} on Bus/Control pins: 2.0 mA

3. During normal (non-transient) operation the following limits apply:

Total I_{OL} on Port 1 must not exceed 8.0 mA.

Total I_{OL} on P2.0, P2.6, $\overline{\text{RESET}}$ and all HSO pins must not exceed 15 mA.

Total I_{OL} on Port 3 must not exceed 10 mA.

Total I_{OL} on P2.5, P2.7, and Port 4 must not exceed 20 mA.

AC CHARACTERISTICS

Test Conditions: Load Capacitance on Output Pins = 80 pF

TIMING REQUIREMENTS (The system must meet these specifications to work with the 8X97JF)

Symbol	Parameter	Min	Max	Units
$T_{CLYX}^{(3)}$	READY Hold after CLKOUT Edge	0(1)		ns
T_{LLYV}	End of ALE/ \overline{ADV} to READY Valid		$2 T_{OSC} - 70$	ns
T_{LLYH}	End of ALE/ \overline{ADV} to READY High	$2 T_{OSC} + 40$	$4 T_{OSC} - 80$	ns
T_{YLYH}	Non-Ready Time		1000	ns
$T_{AVDV}^{(2)}$	Address Valid to Input Data Valid		$5 T_{OSC} - 120^{(4)}$	ns
T_{RLDV}	\overline{RD} Active to Input Data Valid		$3 T_{OSC} - 100^{(4)}$	ns
T_{RHDX}	Data Hold after \overline{RD} Inactive	0		ns
T_{RHDZ}	\overline{RD} Inactive to Input Data Float	0	$T_{OSC} - 25$	ns
$T_{AVGV}^{(2,3)}$	Address Valid to BUSWIDTH Valid		$2 T_{OSC} - 125$	ns
$T_{LLGX}^{(3)}$	BUSWIDTH Hold after ALE/ \overline{ADV} Low	$T_{OSC} + 40$		ns
$T_{LLGV}^{(3)}$	ALE/ \overline{ADV} Low to BUSWIDTH Valid		$T_{OSC} - 100$	ns
T_{RLPV}	Reset Low to Ports Valid		$10 T_{OSC}$	ns

NOTES:

1. If the 64-pin device is being used then this timing can be generated by assuming that the CLKOUT falling edge has occurred at $2 T_{OSC} + 55$ (TLLCH(max) + TCHCL(max)) after the falling edge of ALE.
2. The term "Address Valid" applies to AD0-15, BHE and INST.
3. Pins not bonded out on 64-pin devices.
4. If wait states are used, add $3 T_{OSC} * N$ where N = number of wait states.


TIMING RESPONSES (8X9/JF devices meet these specs.)

Symbol	Parameter	Min	Max	Units
FXTAL	Oscillator Frequency	6.0	12.0	MHz
T _{OSC}	Oscillator Period	83	166	ns
T _{OHCH} ⁽³⁾	XTAL1 Rising Edge to Clockout Rising Edge	0	120	ns
T _{CHCH} ⁽³⁾	CLKOUT Period	3 T _{OSC} ⁽²⁾	3 T _{OSC} ⁽²⁾	ns
T _{CHCL} ⁽³⁾	CLKOUT High Time	T _{OSC} - 35	T _{OSC} + 10	ns
T _{CLLH} ⁽³⁾	CLKOUT Low to ALE High	- 30	+ 15	ns
T _{LLCH} ⁽³⁾	ALE/ADV Low to CLKOUT High	T _{OSC} - 25	T _{OSC} + 45	ns
T _{LHLL}	ALE/ADV High Time	T _{OSC} - 30	T _{OSC} + 35 ⁽⁴⁾	ns
T _{AVLL} ⁽⁵⁾	Address Setup to End of ALE/ADV	T _{OSC} - 50		ns
T _{RLAZ} ⁽⁶⁾	\overline{RD} or \overline{WR} Low to Address Float Commercial Temp.	Typ. = 0	10	ns
T _{RLAZ} ⁽⁶⁾	\overline{RD} or \overline{WR} Low to Address Float Extended Temp.		25	ns
T _{LLRL}	End of ALE/ADV to \overline{RD} or \overline{WR} Active	T _{OSC} - 40		ns
T _{LLAX} ⁽⁶⁾	Address Hold after End of ALE/ADV	T _{OSC} - 40		ns
T _{WLWH}	\overline{WR} Pulse Width	3 T _{OSC} - 35 ⁽¹⁾		ns
T _{QVWH}	Output Data Valid to End of \overline{WR} /WRL/WRH	3 T _{OSC} - 60 ⁽¹⁾		ns
T _{WHQX}	Output Data Hold after \overline{WR} /WRL/WRH	T _{OSC} - 50		ns
T _{WHLH}	End of \overline{WR} /WRL/WRH to ALE/ADV High	T _{OSC} - 75		ns
T _{RLRH}	\overline{RD} Pulse Width	3 T _{OSC} - 30 ⁽¹⁾		ns
T _{RHLH}	End of \overline{RD} to ALE/ADV High	T _{OSC} - 45		ns
T _{CLLL} ⁽³⁾	CLOCKOUT Low to ALE/ADV Low	T _{OSC} - 40	T _{OSC} + 35	ns
T _{RHBX} ⁽³⁾	\overline{RD} High to INST, \overline{BHE} , AD8-15 Inactive	T _{OSC} - 25	T _{OSC} + 30	ns
T _{WHBX} ⁽³⁾	\overline{WR} High to INST, \overline{BHE} , AD8-15 Inactive	T _{OSC} - 50	T _{OSC} + 100	ns
T _{HLHH}	WRL, WRH Low to WRL, WRH High	2 T _{OSC} - 35	2 T _{OSC} + 40	ns
T _{LLHL}	ALE/ADV Low to WRL, WRH Low	2 T _{OSC} - 30	2 T _{OSC} + 55	ns
T _{QVHL}	Output Data Valid to WRL, WRH Low	T _{OSC} - 60		ns


NOTES:

1. If more than one wait state is desired, add 3 T_{OSC} for each additional wait state.
2. CLKOUT is directly generated as a divide by 3 of the oscillator. The period will be 3 T_{OSC} ± 10 ns if T_{OSC} is constant and the rise and fall times on XTAL1 are less than 10 ns.
3. CLKOUT, INST and \overline{BHE} pins not bonded out on 64-lead package.
4. Max spec applies only to ALE. Min spec applies to both ALE and ADV.
5. The term "Address Valid" applies to AD0-15, \overline{BHE} and INST.
6. The term "Address" in this specification applies to AD0-7 for 8-bit cycles, and AD0-15 for 16-bit cycles.

WAVEFORM—SYSTEM BUS TIMINGS





WAVEFORM—BUSWIDTH* TIMINGS




*Not available on 64-lead package.


EXTERNAL CRYSTAL CONNECTIONS




AC TESTING INPUT, OUTPUT WAVEFORMS



FLOAT WAVEFORMS



MINIMUM HARDWARE CONFIGURATION CIRCUITS




SERIAL PORT TIMING—SHIFT REGISTER MODE

Test Conditions: Load Capacitance = 80 pF

Symbol	Parameter	Min	Max	Units
T_{XLXL}	Serial Port Clock Period	$8 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge	$4 T_{OSC} - 50$	$4 T_{OSC} + 50$	ns
T_{QVXH}	Output Data Setup to Clock Rising Edge	$3 T_{OSC}$		ns
T_{XHQX}	Output Data Hold After Clock Rising Edge	$2 T_{OSC} - 70$		ns
T_{XHQV}	Next Output Data Valid After Clock Rising Edge		$2 T_{OSC} + 50$	ns
T_{DVXH}	Input Data Setup to Clock Rising Edge	$2 T_{OSC} + 200$		ns
T_{XHDX}	Input Data Hold After Clock Rising Edge	0		ns
T_{XHQZ}	Last Clock Rising to Output Float		$5 T_{OSC}$	ns

WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE



A/D CONVERTER SPECIFICATIONS

The absolute conversion accuracy is dependent on the accuracy and stability of V_{REF} .

See the MCS-96 A/D Converter Quick Reference for definitions of A/D Converter terms.

Parameter	Typical*	Minimum	Maximum	Units**	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	± 4	LSBs	
Full Scale Error	-0.5 ± 0.5			LSBs	
Zero Offset Error	± 0.5			LSBs	
Non-Linearity		0	± 4	LSBs	
Differential Non-Linearity		> -1	$+2$	LSBs	
Channel-to-Channel Matching		0	± 1	LSBs	
Repeatability	± 0.25			LSBs	
Temperature Coefficients:					
Offset	0.009			LSB/°C	
Full Scale	0.009			LSB/°C	
Differential Non-Linearity	0.009			LSB/°C	
Off Isolation		-60		dB	1, 3
Feedthrough	-60			dB	1
V_{CC} Power Supply Rejection	-60			dB	1
Input Series Resistance		1K	5K	Ω	4
DC Input Leakage		0	3.0	μA	
Sample Delay		$3 T_{OSC} - 50$	$3 T_{OSC} + 50$	ns	2
Sample Time		$12 T_{OSC} - 50$	$12 T_{OSC} + 50$	ns	
Sampling Capacitor			2	pF	

NOTES:

* These values are expected for most devices at 25°C.

** An "LSB", as used here, is defined in the MCS-96 A/D Converter Quick Reference and has a value of approximately 5 mV.

1. DC to 100 KHz.

2. For starting the A/D with an HSO Command.

3. Multiplexer Break-Before-Make Guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

OTP EPROM SPECIFICATIONS

EPROM PROGRAMMING OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
T _A	Ambient Temperature during Programming	20	30	C
V _{CC} , V _{PD} , V _{REF} (1)	Supply Voltages during Programming	4.5	5.5	V
V _{EA}	Programming Mode Supply Voltage	9.0	13.0	V(2)
V _{PP}	EPROM Programming Supply Voltage	12.50	13.0	V(2)
V _{SS} , ANGND(3)	Digital and Analog Ground	0	0	V
F _{OSC} (1)	Oscillator Frequency during Auto and Slave Programming	6.0	6.0	MHz
F _{OSC} (2)	Oscillator Frequency during Run-Time Programming	6.0	12.0	MHz

NOTES:

1. V_{CC}, V_{PD} and V_{REF} should nominally be at the same voltage during programming.
2. V_{EA} and V_{PP} must never exceed the maximum voltage for any amount of time or the device may be damaged.
3. V_{SS} and ANGND should nominally be at the same voltage (0V) during programming.


AC EPROM PROGRAMMING CHARACTERISTICS

Symbol	Parameter	Min	Max	Units
T _{AVLL}	ADDRESS/COMMAND Valid to PALE Low	0		T _{OSC}
T _{LLAX}	ADDRESS/COMMAND Hold After PALE Low	80		T _{OSC}
T _{DVPL}	Output Data Setup Before $\overline{\text{PROG}}$ Low	0		T _{OSC}
T _{PLDX}	Data Hold After $\overline{\text{PROG}}$ Falling	80		T _{OSC}
T _{LLH}	PALE Pulse Width	180		T _{OSC}
T _{PLPH}	$\overline{\text{PROG}}$ Pulse Width	250 T _{OSC}	100 μ s + 144 T _{OSC}	
T _{LHPL}	PALE High to $\overline{\text{PROG}}$ Low	250		T _{OSC}
T _{PHLL}	$\overline{\text{PROG}}$ High to Next PALE Low	600		T _{OSC}
T _{PHDX}	Data Hold After $\overline{\text{PROG}}$ High	30		T _{OSC}
T _{PHVV}	$\overline{\text{PROG}}$ High to PVER/ $\overline{\text{PDO}}$ Valid	500		T _{OSC}
T _{LLVH}	PALE Low to PVER/ $\overline{\text{PDO}}$ High	100		T _{OSC}
T _{PLDV}	$\overline{\text{PROG}}$ Low to VERIFICATION/DUMP Data Valid	100		T _{OSC}
T _{SHLL}	RESET High to First PALE Low (not shown)	2000		T _{OSC}

DC EPROM PROGRAMMING CHARACTERISTICS

Symbol	Parameter	Min	Max	Units
I _{PP}	V _{PP} Supply Current (Whenever Programming)		100	mA

WAVEFORM—EPROM PROGRAMMING (OTP)



270795-27

REVISION HISTORY

This data sheet (270795-006) is valid for devices with a "B" at the end of the topside tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following difference exists between this -006 data sheet and the previous one -005.

1. The I_{OL}/I_{OH} for float waveform testing changed from ± 15 mA to ± 8 mA (this data sheet).

The following differences exist between -005 and -004.

1. The Express (extended temperature and burn-in options) were added to this data sheet. The 8X9XJF EXPRESS data sheet (270796-001) is now obsolete.
2. Changes were made to the format of the data sheet and the SFR descriptions were removed. No spec changes were made.
3. Added Reserved Location 201CH errata.

The following differences exist between the -004 data sheet and the -003 data sheet.

1. The -003 data sheet was valid only for devices marked with an "A" at the end of the top side tracking number.

2. Added V_{IL1} (Input Low Voltage, RESET)

The following differences exist between the -003 data sheet and the -002 data sheet.

1. The reserved location section and the power supply sequencing section has been deleted. This information is in the Hardware Design Information.
2. The Software Reset Timing bug was removed from the Functional Deviations. The RESET pin will pull down for at least 2 states if a software reset or watchdog timer overflow occurs.

Differences between the -002 and -001 data sheets.

1. The TLLGV spec has been changed from Max = $T_{OSC} - 75$ ns to Max = $T_{OSC} = 100$ ns.
2. The TLLH spec has been changed from Min = -20 ns and Max = $+25$ ns to Min = -30 ns and Max = $+15$ ns.
3. The TXHQX spec has been changed from Min = $2 T_{OSC} - 50$ ns to $2 T_{OSC} - 70$ ns.
4. The TOLOX spec has been changed from Min = 25 ns to Min = 30 ns.
5. Added "20" recommendation for reserved address 2019H to EPROM specification.
6. Added errata.

Symbol	Parameter	Min	Max	Units
t_{PD}	Supply Current (When Programming)	100		mA

Devices covered by this data sheet (see Revision History) have the following errata.

1. INDEXED, 3 OPERAND MULTIPLY

The displacement portion of an indexed, three operand (byte or word) multiply may not be in the range of 200H thru 17FFH inclusive. If you must use these displacements, execute an indexed, two operand multiply and a move if necessary.

2. 8X97JF HIGH SPEED INPUTS

The High Speed Input (HSI) has three deviations from the specifications. Note that "events" are defined as one or more pin transitions. "Entries" are defined as the recording of one or more events.

- The resolution is nine states instead of eight states. Events occurring on the same pin more frequently than once every nine state times may be lost.
- A mismatch between the nine state HSI resolution and the eight state hardware timer causes one time-tag value to be skipped every nine timer counts. Events may receive a time tag one count later than expected.
- If the FIFO and Holding Register are empty, the first event will transfer into the Holding Register, leaving the FIFO empty again. The next event that occurs will be the first event loaded into the empty FIFO. If the first two events into any **empty** FIFO (not counting the Holding Register) occur coincident with each other, both are recorded as one entry with one time-tag. If the second event occurs within 9 states after the first, the events will be entered separately with time-tags at least one count apart. If the second event enters the FIFO coincident with the "skipped" time-tag situation (see B above) the time-tags will be at least two counts apart.

The 1990 Architectural Overview recommends that reserved location 2019H be filled with hex value FFH. The recommendation is now to fill 2019H with hex value 20H.

4. RESERVED LOCATION 201CH

Reading reserved location 201CH, either internally or externally, will return "201C" as data.

5. SERIAL PORT SECTION

Serial Port Flags—Reading SP_STAT may not clear the TI or RI flag if that flag was set within two state times prior to the read. In addition, the parity error bit (RPE/RB8) may not be correct if it is read within two state times after RI is set. Use the following code to replace ORB sp_image, SP_STAT.

```
SP_READ: LDB TEMP, SP_STAT
          ORB SP_IMAGE, TEMP
          JBS TEMP,5,SP_READ; if TI
          is set then read again
          JBS TEMP,6,SP_READ; if RI
          is set then read again
          ANDB SP_IMAGE,#7FH; clear
          false RB8/RPE
          ORB SP_IMAGE, TEMP; load
          correct RB8/RPE
```

8098/8398/8798 COMMERCIAL/EXPRESS HMOS MICROCONTROLLER

- 8798: an 8098 with 8 Kbytes of On-Chip EPROM
- 8398: an 8098 with 8 Kbytes of On-Chip ROM

- 232 Byte Register File
- Register-to-Register Architecture
- 10-Bit A/D Converter with S/H
- Two 8-Bit and Two 4-Bit I/O Ports
- 20 Interrupt Sources
- Pulse-Width Modulated Output
- ROM/EPROM Lock
- High Speed I/O Subsystem
- Extended Temperature Available
- Full Duplex Serial Port
- Dedicated Baud Rate Generator
- 6.25 μ s 16 x 16 Multiply
- 6.25 μ s 32/16 Divide
- 16-Bit Watchdog Timer
- Four 16-Bit Software Timers
- Two 16-Bit Counter/Timers
- Run-Time Programmable EPROM
- Extended Burn-In Available

The MCS®-96 family of 16-bit microcontrollers consists of many members, all of which are designed for high-speed control functions. The 8X98 members were designed specifically for those applications that require the speed of a 16-bit microcontroller but are limited by board space and cost requirements to an 8-bit external bus. The 8X98 members are produced using Intel's HMOS-III process.

The CPU supports bit, byte, and word operations. Thirty-two bit double-words are supported for a subset of the instruction set. With a 12 MHz input frequency the 8098 can do a 16-bit addition in 1.0 μ s and a 16 x 16-bit multiply or 32/16 divide in 6.25 μ s. Instruction execution times average 1 to 2 μ s in typical applications.

Four high-speed trigger inputs are provided to record the times at which external events occur. Six high-speed pulse generator outputs are provided to trigger external events at preset times. The high-speed output unit can simultaneously perform software timer functions. Up to four 16-bit software timers can be in operation at once.

The on-chip A/D converter includes a Sample and Hold, and converts up to 4 multiplexed analog input channels to 10-bit digital values. With a 12 MHz crystal, each conversion takes 22 μ s.




Figure 1. 8X98 Block Diagram

270532-1

Also provided on-chip are a serial port, a Watchdog Timer and a pulse-width modulated output signal.

With the commercial (standard) temperature option, operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the extended temperature range option, operational characteristics are guaranteed over the temperature range of -40°C to +85°C. Unless otherwise noted, the specifications are the same for both options.

With the extended burn-in option, the burn-in is dynamic for a minimum time of 160 hours at 125°C with $V_{CC} = 5.5V \pm 0.5V$, following the guidelines in MIL-STD-883, Method 1015.

See the Packaging information for extended temperature and extended burn-in designators.




Figure 2. 8X98 Memory Map

RXD/P2.1/PALE	1	48	RESET
TXD/P2.0/PVER/SALE	2	47	EXTINT/P2.2/PROG
HSI.0/SID.0	3	46	V _{PD}
HSI.1/SID.1	4	45	V _{REF}
HSI.2/SID.2/HSO.4	5	44	ANGND
HSI.3/SID.3/HSO.5	6	43	ACH4/P0.4/PMODE.0
HSO.0/PACT	7	42	ACH5/P0.5/PMODE.1
HSO.1	8	41	ACH7/P0.7/PMODE.3
HSO.2	9	40	ACH6/P0.6/PMODE.2
HSO.3	10	39	EA
V _{SS}	11	38	V _{CC}
V _{PP}	12	37	V _{SS}
PWM/P2.5/PDO/SPROG	13	36	XTAL1
WR	14	35	XTAL2
N.C.	15	34	ALE/ADV
READY	16	33	RD
A15/P4.7	17	32	AD0/P3.0
A14/P4.6	18	31	AD1/P3.1
A13/P4.5	19	30	AD2/P3.2
A12/P4.4	20	29	AD3/P3.3
A11/P4.3	21	28	AD4/P3.4
A10/P4.2	22	27	AD5/P3.5
A9/P4.1	23	26	AD6/P3.6
A8/P4.0	24	25	AD7/P3.7

270532-9

Figure 5. 48-Pin Package

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (5V).
V _{SS}	Digital circuit ground (0V). There are two V _{SS} pins, both of which must be connected.
V _{PD}	RAM standby supply voltage (5V). This voltage must be present during normal operation. In a Power Down condition (i.e. V _{CC} drops to zero), if $\overline{\text{RESET}}$ is activated before V _{CC} drops below spec and V _{PD} continues to be held within spec., the top 16 bytes in the Register File will retain their contents.
V _{REF}	Reference voltage for the A/D converter (5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} .
V _{PP}	Programming voltage for the EPROM devices. It should be 12.75V when programming and will float to 5V otherwise. The pin should not be above V _{CC} for ROM or CPU devices. This pin must float in the application circuit on EPROM devices.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
$\overline{\text{RESET}}$	Reset input to the chip. Input low for a minimum 10XTAL1 cycles to reset the chip. The subsequent low-to-high transition re-synchronizes CLKOUT and commences a 10-state-time RESET sequence.
$\overline{\text{EA}}$	Input for memory select (External Access). $\overline{\text{EA}}$ equal to a TTL-high causes memory accesses to locations 2000H through 3FFFFH to be directed to on-chip ROM. $\overline{\text{EA}}$ equal to a TTL-low causes accesses to these locations to be directed to off-chip memory. $\overline{\text{EA}}$ equal to +12.75V causes the device to enter the Programming Mode.
ALE/ $\overline{\text{ADV}}$	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is $\overline{\text{ADV}}$, it goes inactive high at the end of the bus cycle. ALE/ $\overline{\text{ADV}}$ is activated only during external memory accesses.
$\overline{\text{RD}}$	Read signal output to external memory. $\overline{\text{RD}}$ is activated only during external memory reads.
$\overline{\text{WR}}$	Write output to external memory. $\overline{\text{WR}}$ is activated only during external memory writes.
READY	Ready input to lengthen external memory cycles. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait mode until the next positive transition of CLKOUT occurs with READY high. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available in the CCR.

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0	4-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.
Port 2	4-bit multi-functional port. Its pins are shared with other functions in the 8098.
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups. Ports 3 and 4 are also used as a command, address and data path by EPROM devices in the Programming Mode.
PMODE	Determines the EPROM programming mode.
PACT	A low signal in Auto Programming Mode indicates that programming is in progress. A high signal indicates programming is complete.
PVAL	A low signal in Auto Programming Mode indicates that the device programmed correctly.
SALE	A falling edge in Auto Programming Mode indicates that Ports 3 and 4 contain valid programming address/command information (output from master).
SPROG	A falling edge in Auto Programming Mode indicates that Ports 3 and 4 contain valid programming data (output from master).
SID	Assigns a pin of Ports 3 and 4 to each slave to pass programming verification.
PALE	A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates that Ports 3 and 4 contain valid programming address/command information (input to slave).
PROG	A falling edge in Slave Programming Mode indicates that Ports 3 and 4 contain valid programming data (input to slave).
PVER	A high signal in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly.
PVAL	A high signal in Slave Programming Mode indicates the device programmed correctly.
PDO	A low signal in Slave Programming Mode indicates that the PROG pulse was applied for longer than allowed.

7

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias -55°C to $+125^{\circ}\text{C}$
 Storage Temperature -60°C to $+150^{\circ}\text{C}$
 Voltage from $\bar{\text{E}}\text{A}$ or V_{PP}
 to V_{SS} or ANGND -0.3V to $+13.0\text{V}$
 Voltage from Any Other Pin to
 V_{SS} or ANGND -0.3V to $+7.0\text{V}^{(1)}$
 Average Output Current from Any Pin 10 mA
 Power Dissipation⁽²⁾ 1.5W

NOTES:

1. This includes V_{PP} on ROM and CPU only devices.
2. Power dissipation is based on package heat transfer limitations, not device power consumption.

OPERATING CONDITIONS

(All characteristics specified in this data sheet apply to these operating conditions unless otherwise noted.)

Symbol	Parameter	Min	Max	Units
T_{A}	Ambient Temperature Under Bias Commercial Temp.	0	+70	$^{\circ}\text{C}$
T_{A}	Ambient Temperature Under Bias Extended Temp.	-40	+85	$^{\circ}\text{C}$
V_{CC}	Digital Supply Voltage	4.50	5.50	V
V_{REF}	Analog Supply Voltage	4.50	5.50	V
F_{OSC}	Oscillator Frequency	6.0	12	MHz
V_{PD}	Power-Down Supply Voltage	4.50	5.50	V

NOTE:

ANGND and V_{SS} should be nominally at the same potential.

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Units	Test Conditions
I_{CC}	V_{CC} Supply Current Commercial Temp.		240	mA	All Outputs Disconnected.
I_{CC}	V_{CC} Supply Current Extended Temp.		270	mA	
I_{CC}	V_{CC} Supply Current ($T_{\text{A}} \geq 70^{\circ}\text{C}$)		185	mA	
I_{PD}	V_{PD} Supply Current		1	mA	Normal operation and Power-Down.
I_{REF}	V_{REF} Supply Current Commercial Temp.		8	mA	
I_{REF}	V_{REF} Supply Current Extended Temp.		10	mA	
V_{IL}	Input Low Voltage	-0.3	+0.8	V	

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

DC CHARACTERISTICS (Continued)

Symbol	Parameter	Min	Max	Units	Test Conditions
V_{IH}	Input High Voltage (Except RESET, NMI, XTAL1)	2.0	$V_{CC} + 0.5$	V	
V_{IH1}	Input High Voltage, RESET Rising	2.4	$V_{CC} + 0.5$	V	
V_{IH2}	Input High Voltage, RESET Falling Hysteresis	2.1	$V_{CC} + 0.5$	V	
V_{IH3}	Input High Voltage, NMI, XTAL1	2.2	$V_{CC} + 0.5$	V	
I_{LI}	Input Leakage Current to each pin of HSI, P3, P4, and to P2.1.		± 10	μA	$V_{in} = 0 \text{ to } V_{CC}$
I_{LI1}	DC Input Leakage Current to each pin of P0		+3	μA	$V_{in} = 0 \text{ to } V_{CC}$
I_{IH}	Input High Current to \overline{EA}		100	μA	$V_{IH} = 2.4V$
I_{IL}	Input Low Current to each pin of P1 and to P2.6, P2.7 Commercial Temp.		-125	μA	$V_{IL} = 0.45V$
I_{IL}	Input Low Current to each pin of P1 and to P2.6, P2.7 Extended Temp.		-150	μA	
I_{IL1}	Input Low Current to RESET	-0.25	-2	mA	$V_{IL} = 0.45V$
I_{IL2}	Input Low Current P2.2		-50	μA	$V_{IL} = 0.45V$
V_{OL}	Output Low Voltage on P3, P4 when used as ports		0.45	V	$I_{OL} = 0.8 \text{ mA}$ (Note 1)
V_{OL1}	Output Low Voltage on P3, P4 when used as ports		0.75	V	$I_{OL} = 2.0 \text{ mA}$ (Notes 1, 2, 3)
V_{OL2}	Output Low Voltage on Standard Output pins, RESET and Bus/Control Pins		0.45	V	$I_{OL} = 2.0 \text{ mA}$ (Notes 1, 2, 3)
V_{OH1}	Output High Voltage on Standard Output pins and Bus/Control pins	2.4		V	$I_{OH} = -200 \mu A$ (Note 1)
I_{OH3}	Output High Current on RESET	-50		μA	$V_{OH} = 2.4V$
C_S	Pin Capacitance (Any Pin to V_{SS})		10	pF	$F_{TEST} = 1.0 \text{ MHz}$

NOTES:

- Standard Output Pins include TXD, RXD (Mode 0 only), PWM, and HSO pins. Bus/Control pins include ALE, RD, WR, AD0-AD7 and A8-A15.
- Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45V.
 - I_{OL} on Ports 3 and 4 when used as ports: 4.0 mA
 - I_{OL} on standard output pins and RESET: 8.0 mA
 - I_{OL} on Bus/Control pins: 2.0 mA
- During normal (non-transient) operation the following limits apply:
 - Total I_{OL} on P2.0, RESET and all HSO pins must not exceed 15 mA.
 - Total I_{OL} on Port 3 must not exceed 10 mA.
 - Total I_{OL} on P2.5 and Port 4 must not exceed 20 mA.

AC CHARACTERISTICS Test Conditions: Load Capacitance on Output Pins = 80 pF**TIMING REQUIREMENTS** (The system must meet these specifications to work with the 8X98.)

Symbol	Parameter	Min	Max	Units
T_{LLYV}	End of ALE/ \overline{ADV} to READY Valid		$2 T_{OSC} - 70$	ns
T_{LLYH}	End of ALE/ \overline{ADV} to READY High	$2 T_{OSC} + 40$	$4 T_{OSC} - 80$	ns
T_{YLYH}	Non-Ready Time		1000	ns
$T_{AVDV}^{(1)}$	Address Valid to Input Data Valid		$5 T_{OSC} - 120^{(2)}$	ns
T_{RLDV}	\overline{RD} Active to Input Data Valid		$3 T_{OSC} - 100^{(2)}$	ns
T_{RHDX}	Data Hold after \overline{RD} Inactive	0		ns
T_{RHDZ}	\overline{RD} Inactive to Input Data Float	0	$T_{OSC} - 25$	ns

NOTE:

1. The term "Address Valid" applies to A0-A15.
2. If wait states are used, add $3 T_{OSC} * N$ where N = number of states.

TIMING RESPONSES (8X98 devices meet these specs.)

Symbol	Parameter	Min	Max	Units
F_{XTAL}	Oscillator Frequency	6.0	12.0	MHz
T_{OSC}	Oscillator Period	83	166	ns
T_{LHLL}	ALE/ \overline{ADV} High Time	$T_{OSC} - 30$	$T_{OSC} + 35^{(3)}$	ns
$T_{AVLL}^{(4)}$	Address Setup to End of ALE/ \overline{ADV}	$T_{OSC} - 50$		ns
$T_{RLAZ}^{(5)}$	\overline{RD} or \overline{WR} Low to Address Float Commercial Temp.	Typ. = 0	10	ns
$T_{RLAZ}^{(5)}$	\overline{RD} or \overline{WR} Low to Address Float Extended Temp.		25	ns
T_{LLRL}	End of ALE/ \overline{ADV} to \overline{RD} Active	$T_{OSC} - 40$		ns
$T_{LLAX}^{(5)}$	Address Hold after End of ALE/ \overline{ADV}	$T_{OSC} - 40$		ns
$T_{WLWH}^{(6)}$	\overline{WR} Pulse Width	$3 T_{OSC} - 35^{(2)}$		ns
$T_{WLWH}^{(7)}$	\overline{WR} Pulse Width	$2 T_{OSC} - 35^{(2)}$	$2 T_{OSC} + 40$	ns
T_{QVWH}	Output Data Valid to End of \overline{WR}	$3 T_{OSC} - 60^{(2)}$		ns
T_{WHQX}	Output Data Hold after \overline{WR}	$T_{OSC} - 50$		ns
T_{WHLH}	End of \overline{WR} to ALE/ \overline{ADV} High	$T_{OSC} - 75$		ns
T_{RLRH}	\overline{RD} Pulse Width	$3 T_{OSC} - 30^{(2)}$		ns


TIMING RESPONSES (8X98 devices meet these specs.) (Continued)

Symbol	Parameter	Min	Max	Units
T_{RHLH}	End of \overline{RD} to ALE/ \overline{ADV} High	$T_{OSC} - 45$		ns
T_{RHBX}	\overline{RD} High to A8-A15 Inactive	$T_{OSC} - 25$	$T_{OSC} + 30$	ns
T_{WHBX}	\overline{WR} High to A8-A15 Inactive	$T_{OSC} - 50$	$T_{OSC} + 100$	ns
$T_{LLWL}^{(6)}$	ALE/ \overline{ADV} Low to \overline{WR} Low	$T_{OSC} - 40$		ns
$T_{LLWL}^{(7)}$	ALE/ \overline{ADV} Low to \overline{WR} Low	$2 T_{OSC} - 30$	$2 T_{OSC} + 55$	ns
$T_{QVWL}^{(6)}$	Output Data Valid to \overline{WR} Low	$T_{OSC} - 60$		ns
$T_{QVWL}^{(7)}$	Output Data Valid to \overline{WR} Low	$T_{OSC} - 30$		ns

NOTES:


- If more than one wait state is desired, add 3 T_{OSC} for each additional wait state.
- Max spec applies only to ALE. Min spec applies to both ALE and \overline{ADV} .
- The term "Address Valid" applies to AD0-AD7, A8-A15.
- The term "Address" in this definition applies to AD0-AD7.
- Write Strobe Mode is not selected.
- Write Strobe Mode is selected.

WAVEFORM—SYSTEM BUS TIMINGS



NOTES:


- When \overline{ADV} selected.
- When Write Strobe Mode selected

WAVEFORM— T_{RLPV} 


EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
$1/T_{OLOL}$	Oscillator Frequency	6	12	MHz
T_{OH0X}	High Time	25		ns
T_{OLOX}	Low Time	30		ns
T_{OLOH}	Rise Time		15	ns
T_{OHOL}	Fall Time		15	ns

EXTERNAL CLOCK DRIVE WAVEFORMS




An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications the capacitance will not exceed 20 pF.




NOTE:

Keep oscillator components close to chip and use short, direct traces to XTAL1, XTAL2 and V_{SS}. When using crystals, C1 = 30 pF, C2 = 30 pF. When using ceramic resonators, consult manufacturer for recommended capacitor values.




AC TESTING INPUT, OUTPUT WAVEFORMS




AC Testing inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0". Timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0".

FLOAT WAVEFORMS



For Timing Purposes a Port Pin is no Longer Floating when a 200 mV change from Load Voltage Occurs, and Begins to Float when a 200 mV change from the Loaded V_{OH}/V_{OL} Level occurs I_{OL}/I_{OH} ≥ ±8 mA.

MINIMUM HARDWARE CONFIGURATION CIRCUIT



AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE


SERIAL PORT TIMING—SHIFT REGISTER MODE

Test Conditions: Load Capacitance = 80 pF

Symbol	Parameter	Min	Max	Units
T_{XLXL}	Serial Port Clock Period	$8 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge	$4 T_{OSC} - 50$	$4 T_{OSC} + 50$	ns
T_{QVXH}	Output Data Setup to Clock Rising Edge	$3 T_{OSC}$		ns
T_{XHGX}	Output Data Hold After Clock Rising Edge	$2 T_{OSC} - 70$		ns
T_{XHGV}	Next Output Data Valid After Clock Rising Edge		$2 T_{OSC} + 50$	ns
T_{DVXH}	Input Data Setup to Clock Rising Edge	$2 T_{OSC} + 200$		ns
T_{XHDX}	Input Data Hold After Clock Rising Edge	0		ns
T_{XHGX}	Last Clock Rising to Output Float		$5 T_{OSC}$	ns

WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE



A/D CONVERTER SPECIFICATIONS

The absolute conversion accuracy is dependent on the accuracy and stability of V_{REF} .

See the MCS-96 A/D Converter Quick Reference for definition of A/D Converter Terms.

Parameter	Typical*(1)	Minimum	Maximum	Units**	Notes
Resolution		1024	1024	Levels	
		10	10	Bits	
Absolute Error		0	± 4	LSBs	
Full Scale Error	-0.5 ± 0.5			LSBs	
Zero Offset Error	± 0.5			LSBs	
Non-Linearity		0	± 4	LSBs	
Differential Non-Linearity		> -1	$+2$	LSBs	
Channel-to-Channel Matching		0	± 1	LSBs	
Repeatability	± 0.25			LSBs	
Temperature Coefficients:					
Offset	0.009			LSB/°C	
Full Scale	0.009			LSB/°C	
Differential Non-Linearity	0.009			LSB/°C	
Off Isolation		-60		dB	1, 3
Feedthrough	-60			dB	1
V_{CC} Power Supply Rejection	-60			dB	1
Input Series Resistance		1K	5K	Ω	4
DC Input Leakage		0	3.0	μA	
Sample Delay		$3 T_{OSC} - 50$	$3 T_{OSC} + 50$	ns	2
Sample Time		$12 T_{OSC} - 50$	$12 T_{OSC} + 50$	ns	
Sampling Capacitor	2			pF	

NOTES:

* These values are expected for most parts at 25°C.

** An "LSB", as used here, is defined in the MCS-96 A/D Converter Quick Reference and has a value of approximately 5 mV.

1. DC to 100 KHz.

2. For starting the A/D with an HSO Command.

3. Multiplexer Break-Before-Make Guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

EPROM SPECIFICATIONS

EPROM PROGRAMMING OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
T_A	Ambient Temperature during Programming	20	30	°C
$V_{CC}, V_{PD}, V_{REF}^{(1)}$	Supply Voltages during Programming	4.5	5.5	V
V_{EA}	Programming Mode Supply Voltage	9.0	13.0	V ⁽²⁾
V_{PP}	EPROM Programming Supply Voltage	12.50	13.0	V ⁽²⁾
$V_{SS}, ANGND^{(3)}$	Digital and Analog Ground	0	0	V
F_{OSC1}	Oscillator Frequency during Auto and Slave Programming	6.0	6.0	MHz
F_{OSC2}	Oscillator Frequency during Run-Time Programming	6.0	12.0	MHz

NOTES:

1. V_{CC} , V_{PD} and V_{REF} should nominally be at the same voltage during programming.
2. V_{EA} and V_{PP} must never exceed the maximum voltage for any amount of time or the device may be damaged.
3. V_{SS} and $ANGND$ should nominally be at the same voltage (0V) during programming.


AC EPROM PROGRAMMING CHARACTERISTICS

Symbol	Parameter	Min	Max	Units
T_{AVLL}	ADDRESS/COMMAND Valid to PALE Low	0		T_{OSC}
T_{LLAX}	ADDRESS/COMMAND Hold After PALE Low	80		T_{OSC}
T_{DVPL}	Output Data Setup Before \overline{PROG} Low	0		T_{OSC}
T_{PLDX}	Data Hold After \overline{PROG} Falling	80		T_{OSC}
T_{LLLH}	PALE Pulse Width	180		T_{OSC}
T_{PLPH}	\overline{PROG} Pulse Width	$250 T_{OSC}$	$100 \mu s + 144 T_{OSC}$	
T_{LHPL}	PALE High to \overline{PROG} Low	250		T_{OSC}
T_{PHLL}	\overline{PROG} High to Next PALE Low	600		T_{OSC}
T_{PHDX}	Data Hold After \overline{PROG} High	30		T_{OSC}
T_{PHVV}	\overline{PROG} High to $PVER/\overline{PDO}$ Valid	500		T_{OSC}
T_{LLVH}	PALE Low to $PVER/\overline{PDO}$ High	100		T_{OSC}
T_{PLDV}	\overline{PROG} Low to VERIFICATION/DUMP Data Valid	100		T_{OSC}
T_{SHLL}	RESET High to First PALE Low (not shown)	2000		T_{OSC}

DC EPROM PROGRAMMING CHARACTERISTICS

Symbol	Parameter	Min	Max	Units
I_{PP}	V_{PP} Supply Current (Whenever Programming)		100	mA

WAVEFORM—EPROM PROGRAMMING



DIFFERENCES BETWEEN THE 8X9XBH AND 8X98

1. CCB.1 must be set to a logical 0 on the 8X98.
2. The following 8X9XBH pins and corresponding functions are not available on the 8X98:
 BUSWIDTH
 CLKOUT
 INST
 NMI
 Port 0.0–0.3 (ACH0–3)
 Port 1.0–1.7
 Port 2.6
 Port 2.7
 P2.3 (T2CLK)
 P2.4 (T2RST).

8X98 ERRATA

Devices covered by this data sheet (see Revision History) have the following errata.

1. INDEXED, 3 OPERAND MULTIPLY

The displacement portion of an indexed, three operand (byte or word) multiply may not be in the range of 200H thru 17FFH inclusive. If you must use these displacements, execute an indexed, two operand multiply and a move if necessary.

2. HSI FIFO OPERATION

The High Speed Input (HSI) has three deviations from the specifications. Note that “events” are de-

fined as one or more pin transitions. “Entries” are defined as the recording of one or more events.

- A. The resolution is nine states instead of eight states. Events occurring on the same pin more frequently than once every nine states may be lost.
- B. A mismatch between the nine state HSI resolution and the eight state hardware timer causes one time-tag value to be skipped every nine timer counts. Events may receive a time-tag one count later than expected.
- C. If the FIFO and Holding Register are empty, the first event will transfer into the Holding Register, leaving the FIFO empty again. The next event that occurs will be the first event loaded into the empty FIFO. If the first two events into an **empty** FIFO (not counting the Holding Register) occur coincident with each other, both are recorded as one entry with one time-tag. If the second event occurs within nine states after the first, the events will be entered separately with time-tags at least one count apart. If the second event enters the FIFO coincident with the “skipped” time-tag situation (see B above) the time-tags will be at least two counts apart.

3. RESERVED LOCATION 2019H

The 1990 Architectural Overview recommended that address 2019H be filled with hex value 0FFH. The recommendation is now 20H.

4. RESERVED LOCATION 201CH

Reading reserved location 201CH, either internally or externally, will return “201C” as data.

5. SERIAL PORT SECTION

Serial Port Flags—Reading SP_STAT may not clear the TI or RI flag if that flag was set within two state times prior to the read. In addition, the parity error bit (RPE/RB8) may not be correct if it is read within two state times after RI is set. Use the following code to replace ORB sp_image, SP_STAT.

```
SP_READ: LDB TEMP, SP_STAT
          ORB SP_IMAGE, TEMP
          JBS TEMP, 5, SP_READ; if
          TI is set then read again
          JBS TEMP, 6, SP_READ; if
          RI is set then read again
          ANDB SP_IMAGE, #7FH; clear
          false RB8/RPE
          ORB SP_IMAGE, TEMP; load
          correct RB8/RPE
```

DATA SHEET REVISION HISTORY

This data sheet (270532-008) is valid for devices with an "E" at the end of the topside tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The difference between -007 and -008 is the IOL/IOH for the float waveform testing changed from ± 15 mA to ± 8 mA.

The following differences exist between (-007) data sheet and the (-006).

1. The Express (extended temperature and burn-in options) were added to this data sheet. The 8X98 Express data sheet (270914-002) is now obsolete.
2. Changes were made to the format of the data sheet and the SFR descriptions were removed. No specification changes were made.
3. Added Reserved Location 201CH errata.

The following differences exist between the -006 data sheet and the -005 data sheet.

1. The -005 data sheet was valid for devices marked with a "D" at the end of the top side tracking number.
2. The following errata were removed: RESET and the Quasi-Bidirectional Ports, Software RESET Timing, and Using T2CLK as the source for Timer2.
3. The HSI FIFO Operation errata definition was changed to match a change in the HSI FIFO operation.

The following differences exist between the -005 data sheet and the -004 data sheet.

1. Most of the functional description has been removed. This information is in the MCS-96 Architectural Overview.
2. Information on programming the Chip Configuration Register has been added.
3. T_{XHGX} changed from $\text{Min} = 2 T_{OSC} - 50$ ns to $\text{Min} = 2 T_{OSC} - 70$ ns.
4. T_{OLOX} changed from $\text{Min} = 25$ ns to $\text{Min} = 30$ ns.
5. Added AC timings specifications to clarify Write Strobe Mode specifications.
6. The differences between the 8X9XBH and the 8X98 have been added.
7. An errata has been added changing the recommendation for address 2019H from 0FFH to 20H.

Differences between the -004 and -003 data sheets.

1. All EPROM programming mode information has been moved to the Hardware Design Information Chapter.
2. CCB RESET FETCH and JBS/JBC on Port 0 anomalies have been corrected on the current stepings of the 8X98.
3. New information regarding T2CLK and new information about RESET of the Quasi Ports have been added to the Errata section.
4. The Extended Reset errata has been eliminated on the silicon and in the data sheet.
5. HSI Mode register is undefined until the user code initializes this register.
6. Minimum DNL us now > -1 LSB.
7. HSI FIFO overflow description added.

Differences between the -002 and -003 data sheets.

1. All 8798 EPROM information has been added as a complete section after the Analog Section.
2. The chip configuration byte values now indicate the use of WRITE STROBE with 8-bit systems. Write Strobe design text was added to the explanation.
3. The interrupt information now includes a worst case timing diagram.
4. The EPROM 8798 was added as necessary throughout the text.
5. NMI pin information was deleted.
6. Reset Register Status was added and the state of the HSO pins after RESET.
7. A diagram of the Interrupt Pending Register is now included.

8. A diagram of the PSW Register was added.
9. V_{IL1} was deleted. This was a RESET pin characteristic that has been improved to match the other characteristics.
10. The Differential Non-Linearity specification in the A/D converter specifications was corrected to read +2 LSBs.
11. Power On Reset — New information on Extended Reset Time was added to the Errata Section.

8XC196KB/KC/KD

Data Sheets

80C196KB10/83C196KB10/80C196KB12/83C196KB12 COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER

83C196KB — 8 Kbytes of Factory Mask-Programmed ROM
80C196KB — ROMless

- 8 Kbytes of On-Chip ROM Available
- 232 Byte Register File
- Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- 2.3 μ s 16 x 16 Multiply (12 MHz)
- 4.0 μ s 32/16 Divide (12 MHz)
- Powerdown and Idle Modes
- Five 8-Bit I/O Ports
- 16-Bit Watchdog Timer
- Dynamically Configurable 8-Bit or 16-Bit Buswidth
- Extended Temperature Available
- Full Duplex Serial Port
- High Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Up/Down Counter with Capture
- Pulse-Width-Modulated Output
- Four 16-Bit Software Timers
- 10-Bit A/D Converter with Sample/Hold
- HOLD/HLDA Bus Protocol
- 10 MHz and 12 MHz Available
- Extended Burn-In Available

The 80C196KB 16-bit microcontroller is a high performance member of the MCS[®]-96 microcontroller family. The 80C196KB is compatible with the 8096BH and uses a true superset of the 8096BH instructions. Intel's CHMOS process provides a high performance processor along with low power consumption. To further reduce power requirements, the processor can be placed into Idle or Powerdown Mode.

The 80C196KB has a 232-byte register file and an optional 8 Kbyte of on-chip ROM. Bit, byte, word and some 32-bit operations are available on the 80C196KB. With a 12 MHz oscillator a 16-bit addition takes 0.66 μ s, and the instruction times average 0.5 μ s to 1.5 μ s in typical applications.

Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or up/down counter. Also provided on-chip are an A/D converter, serial port, watchdog timer and a pulse-width-modulated output signal.

The 80C196KB10 and 83C196KB10 have a maximum guaranteed frequency of 10 MHz. The 80C196KB12 and 83C196KB12 have a maximum guaranteed frequency of 12 MHz. All references to the 80C196KB also refer to the 80C196KB10, 83C196KB10, 80C196KB12 and 83C196KB12 unless otherwise noted.

With the commercial (standard) temperature option, operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the extended temperature range option, operational characteristics are guaranteed over the temperature range of -40°C to +85°C. With the extended burn-in option, the burn-in is dynamic for a minimum time of 160 hours at 125°C with $V_{CC} = 5.5V \pm 0.5V$, following the guidelines in MIL-STD-883, Method 1015. The specifications which are different for the extended temperature and extended burn-in devices are listed in this data sheet. Otherwise, the commercial specifications apply for both.

8

MCS[®]-96 is a registered trademark of Intel Corporation.




Figure 1. 80C196KB Block Diagram

EXTERNAL MEMORY OR I/O	0FFFFH
INTERNAL ROM/EPROM OR EXTERNAL MEMORY	4000H
RESERVED	2080H
UPPER 8 INTERRUPT VECTORS	2040H
ROM/EPROM SECURITY KEY	2030H
RESERVED	2020H
CHIP CONFIGURATION BYTE	2019H
RESERVED	2018H
LOWER 8 INTERRUPT VECTORS PLUS 2 SPECIAL INTERRUPTS	2014H
PORT 3 AND PORT 4	2000H
EXTERNAL MEMORY OR I/O	1FFE H
INTERNAL DATA MEMORY - REGISTER FILE (STACK POINTER, RAM AND SFRS)	0100H
EXTERNAL PROGRAM CODE MEMORY	0000H

Figure 2. Memory Map

PACKAGING

The 80C196KB is available in a 68-pin PLCC package, an 80-pin QFP package and a 68-pin PGA package. Contact your local sales office to determine the exact ordering code for the part desired.

Package Designators: N = 68-pin PLCC, S = 80-pin QFP and A = 68-pin PGA.

Prefix Designators: T = extended temperature, L = extended temperature with extended burn-in.

Thermal Characteristics

Package Type	θ_{ja}	θ_{jc}
PGA	28°C/W	3.5°C/W
PLCC	35°C/W	12°C/W
QFP	85°C/W	—

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operating conditions and application. See the Intel *Packaging Handbook* (Order Number 240800) for a description of Intel's thermal impedance test methodology.

PGA	PLCC	Description	PGA	PLCC	Description	PGA	PLCC	Description
1	9	ACH7/P0.7	24	54	AD6/P3.6	47	31	P1.6/HLDA
2	8	ACH6/P0.6	25	53	AD7/P3.7	48	30	P1.5/BREQ
3	7	ACH2/P0.2	26	52	AD8/P4.0	49	29	HSO.1
4	6	ACH0/P0.0	27	51	AD9/P4.1	50	28	HSO.0
5	5	ACH1/P0.1	28	50	AD10/P4.2	51	27	HSO.5/HSI.3
6	4	ACH3/P0.3	29	49	AD11/P4.3	52	26	HSO.4/HSI.2
7	3	NMI	30	48	AD12/P4.4	53	25	HSI.1
8	2	EA	31	47	AD13/P4.5	54	24	HSI.0
9	1	VCC	32	46	AD14/P4.6	55	23	P1.4
10	68	VSS	33	45	AD15/P4.7	56	22	P1.3
11	67	XTAL1	34	44	T2CLK/P2.3	57	21	P1.2
12	66	XTAL2	35	43	READY	58	20	P1.1
13	65	CLKOUT	36	42	T2RST/P2.4	59	19	P1.0
14	64	BUSWIDTH	37	41	BHE/WRH	60	18	TXD/P2.0
15	63	INST	38	40	WR/WRL	61	17	RXD/P2.1
16	62	ALE/ADV	39	39	PWM/P2.5	62	16	RESET
17	61	RD	40	38	P2.7/T2CAPTURE	63	15	EXTINT/P2.2
18	60	AD0/P3.0	41	37	VPP	64	14	VSS ⁽¹⁾
19	59	AD1/P3.1	42	36	VSS	65	13	VREF
20	58	AD2/P3.2	43	35	HSO.3/SID3	66	12	ANGND
21	57	AD3/P3.3	44	34	HSO.2/SID2	67	11	ACH4/P0.4
22	56	AD4/P3.4	45	33	P2.6/T2UP-DN	68	10	ACH5/P0.5
23	55	AD5/P3.5	46	32	P1.7/HOLD			

NOTE:

1. This pin was formerly the Clock Detect Enable pin. This function is not guaranteed to work. This pin must be directly connected to VSS.




Figure 3. 68-Pin Package (Pin Grid Array—Top View)

EA	3	8	EA	3	8
VCC	1	9	VCC	1	9
VSS	68	10	VSS	68	10
XTAL1	67	11	XTAL1	67	11
XTAL2	66	12	XTAL2	66	12
CLKOUT	65	13	CLKOUT	65	13
BUSWIDTH	64	14	BUSWIDTH	64	14
INST	63	15	INST	63	15
ALERTV	62	16	ALERTV	62	16
RST	61	17	RST	61	17
ADAP0.0	60	18	ADAP0.0	60	18
ADAP0.1	59	19	ADAP0.1	59	19
ADAP0.2	58	20	ADAP0.2	58	20
ADAP0.3	57	21	ADAP0.3	57	21
ADAP0.4	56	22	ADAP0.4	56	22
ADAP0.5	55	23	ADAP0.5	55	23

NOTE: 1. This pin was formerly the Clock Data Enable pin. This function is not guaranteed to work. This pin must be directly connected to VSS.




Figure 4. 68-Pin Package (PLCC—Top View)

270918-3

8




Figure 5. 80-Pin Quad Flat Pack (QFP)

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (5V).
V _{SS}	Digital circuit ground (0V). There are two V _{SS} pins, both of which must be connected.
V _{REF}	Reference voltage for the A/D converter (5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} .
V _{PP}	Timing pin for the return from powerdown circuit. Connect this pin with a 1 μ F capacitor to V _{SS} . If this function is not used, connect to V _{CC} . This pin is the programming voltage on the EPROM device.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is 1/2 the oscillator frequency. It has a 50% duty cycle.
RESET	Reset input and open-drain output. Input low for at least 4 state times to reset the chip. The subsequent low-to-high transition re-synchronizes CLKOUT and commences a 10-state-time sequence in which the PSW is cleared, a byte read from 2018H loads CCR, and a jump to location 2080H is executed. Input high for normal operation. RESET has an internal pullup.
BUSWIDTH	Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus.
NMI	A positive transition causes a vector through 203EH.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.
EA	Input for memory select (External Access). EA equal to a TTL-high causes memory accesses to locations 2000H through 3FFFH to be directed to on-chip ROM/EPROM. EA equal to a TTL-low causes accesses to these locations to be directed to off-chip memory. EA must be tied low for the 80C196KB ROMless device.
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ADV can be used as a chip select for external memory. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. RD is activated only during external memory reads.
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. BHE = 0 selects the bank of memory that is connected to the high byte of the data bus. A0 = 0 selects the bank of memory that is connected to the low byte of the data bus. Thus accesses to a 16-bit wide memory can be to the low byte only (A0 = 0, BHE = 1), to the high byte only (A0 = 1, BHE = 0), or both bytes (A0 = 0, BHE = 0). If the WRH function is selected, the pin will go low if the bus cycle is writing to an odd memory location. BHE/WRH is valid only during 16-bit external memory write cycles.

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait mode until the next positive transition in CLKOUT occurs with READY high. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available through configuration of CCR.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit. The HSI pins are also used as the SID in Slave Programming Mode on the EPROM device.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins set the Programming Mode on the EPROM device.
Port 1	8-bit quasi-bidirectional I/O port.
Port 2	8-bit multi-functional port. All of its pins are shared with other functions in the 80C196KB.
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups. Available as I/O only on the ROM and EPROM devices.
HOLD	Bus Hold input requesting control of the bus. Enabled by setting WSR.7.
HLDA	Bus Hold acknowledge output indicating release of the bus. Enabled by setting WSR.7.
BREQ	Bus Request output activated when the bus controller has a pending external memory cycle. Enabled by setting WSR.7.
TxD	The TxD pin is used for serial port transmission in Modes 1, 2 and 3. The TxD function is enabled by setting IOC1.5. In mode 0 the pin is used as the serial clock output.
RxD	Serial Port Receive pin used for serial port reception. The RxD function is enabled by setting SPCON.3. In mode 0 the pin functions as input or output data.
EXTINT	A rising edge on the EXTINT pin will generate an external interrupt. EXTINT is selected as the external interrupt source by setting IOC1.1 high.
T2CLK	The T2CLK pin is the Timer2 clock input or the serial port baud rate generator input.
T2RST	A rising edge on the T2RST pin will reset Timer2. The external reset function is enabled by setting IOCO.03 T2RST is enabled as the reset source by clearing IOCO.5.
PWM	Port 2.5 can be enabled as a PWM output by setting IOC1.0 The duty cycle of the PWM is determined by the value loaded into the PWM-CONTROL register (17H).
T2UP-DN	The T2UP-DN pin controls the direction of Timer2 as an up or down counter. The Timer2 up/down function is enabled by setting IOC2.1.
T2CAP	A rising edge on P2.7 will capture the value of Timer2 in the T2CAPTURE register (location 0CH in Window 15).

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature	
Under Bias	−55°C to +125°C
Storage Temperature	−65°C to +150°C
Voltage On Any Pin to V _{SS}	−0.5V to +7.0V
Power Dissipation ⁽¹⁾	1.5W

NOTE:

1. Power Dissipation is based on package heat transfer, not device power consumption.

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

(All characteristics in this data sheet apply to these operating conditions unless otherwise noted.)

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Under Bias	0	+70	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.50	5.50	V
F _{OSC}	Oscillator Frequency 12 MHz	3.5	12	MHz
F _{OSC}	Oscillator Frequency 10 MHz	3.5	10	MHz

NOTE:

ANGND and V_{SS} should be nominally at the same potential.

DC CHARACTERISTICS

Symbol	Description	Min	Typ ⁽⁷⁾	Max	Units	Test Conditions
V _{IL}	Input Low Voltage	−0.5		0.8	V	
V _{IH}	Input High Voltage (Note 1)	0.2 V _{CC} + 0.9		V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage on XTAL 1	0.7 V _{CC}		V _{CC} + 0.5	V	
V _{IH2}	Input High Voltage on RESET	2.6		V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage			0.3 0.45 1.5	V V V	I _{OL} = 200 μA I _{OL} = 3.2 mA I _{OL} = 7 mA
V _{OH}	Output High Voltage (Standard Outputs)	V _{CC} − 0.3 V _{CC} − 0.7 V _{CC} − 1.5			V V V	I _{OH} = −200 μA I _{OH} = −3.2 mA I _{OH} = −7 mA
V _{OH1}	Output High Voltage (Quasi-bidirectional Outputs)	V _{CC} − 0.3 V _{CC} − 0.7 V _{CC} − 1.5			V V V	I _{OH} = −10 μA I _{OH} = −30 μA I _{OH} = −60 μA

NOTES:

- All pins except RESET and XTAL1.
- Holding these pins below V_{IH} in Reset may cause the part to enter test modes.

DC CHARACTERISTICS (Continued)

Symbol	Description	Min	Typ ⁽⁷⁾	Max	Units	Test Conditions
I_{LI}	Input Leakage Current (Std. Inputs)			± 10	μA	$0 < V_{IN} < V_{CC} - 0.3V$
I_{LI1}	Input Leakage Current (Port 0)			+3	μA	$0 < V_{IN} < V_{REF}$
I_{TL}	1 to 0 Transition Current (QBD Pins)			-650	μA	$V_{IN} = 2.0V$
I_{IL}	Logical 0 Input Current (QBD Pins)			-50	μA	$V_{IN} = 0.45V$
I_{IL1}	Logical 0 Input Current in Reset (Note 2) (ALE, RD, WR, BHE, INST, P2.0)			-1.2	mA	$V_{IN} = 0.45V$
Hyst	Hysteresis on RESET Pin	300			mV	
I_{CC}	Active Mode Current in Reset		40	55	mA	$XTAL1 = 12\text{ MHz}$ $V_{CC} = V_{PP} = V_{REF} = 5.5V$
I_{REF}	A/D Converter Reference Current		2	5	mA	
I_{IDLE}	Idle Mode Current		10	22	mA	
I_{CC1}	Active Mode Current		15	22	mA	$XTAL1 = 3.5\text{ MHz}$
I_{PD}	Powerdown Mode Current		5	50	μA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
R_{RST}	Reset Pullup Resistor	6K		50K	Ω	
C_S	Pin Capacitance (Any Pin to V_{SS})			10	pF	$F_{TEST} = 1.0\text{ MHz}$

NOTES:

(Notes apply to all specifications)

1. QBD (Quasi-bidirectional) pins include Port 1, P2.6 and P2.7.

2. Standard Outputs include ADO-15, RD, WR, ALE, BHE, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.

3. Standard Inputs include HSI pins, CDE, EA, READY, BUSWIDTH, NMI, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/P2.4.

4. Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45V or V_{OH} is held below $V_{CC} - 0.7V$:

I_{OL} on Output pins: 10 mA

I_{OH} on quasi-bidirectional pins: self limiting

I_{OH} on Standard Output pins: 10 mA

5. Maximum current per bus pin (data and control) during normal operation is $\pm 3.2\text{ mA}$.

6. During normal (non-transient) conditions the following total current limits apply:

Port 1, P2.6

I_{OL} : 29 mA

I_{OH} is self limiting

HSO, P2.0, RXD, RESET

I_{OL} : 29 mA

I_{OH} : 26 mA

P2.5, P2.7, WR, BHE

I_{OL} : 13 mA

I_{OH} : 11 mA

AD0-AD15

I_{OL} : 52 mA


I_{OH} : 52 mA

RD, ALE, INST-CLKOUT

I_{OL} : 13 mA

I_{OH} : 13 mA

7. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and $V_{REF} = V_{CC} = 5V$.

Figure 6. I_{CC} and I_{IDLE} vs Frequency

AC CHARACTERISTICS

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 10/12$ MHz

The system must meet these specifications to work with the 80C196KB:

Symbol	Description	Min	Max	Units	Notes
T_{AVV}	Address Valid to READY Setup 80C196KB10/83C196KB10 80C196KB12/83C196KB12		$2 T_{OSC} - 90$ $2 T_{OSC} - 85$	ns ns	
T_{LLV}	ALE Low to READY Setup 80C196KB10/83C196KB10 80C196KB12/83C196KB12		$T_{OSC} - 80$ $T_{OSC} - 72$	ns ns	
T_{LYH}	Non READY Time	No upper limit		ns	
T_{CLYX}	READY Hold after CLKOUT Low	0	$T_{OSC} - 30$	ns	(Note 1)
T_{LLYX}	READY Hold after ALE Low	$T_{OSC} - 15$	$2 T_{OSC} - 40$	ns	(Note 1)
T_{AVGV}	Address Valid to Buswidth Setup		$2 T_{OSC} - 85$	ns	
T_{LLGV}	ALE Low to Buswidth Setup		$T_{OSC} - 70$	ns	
T_{CLGX}	Buswidth Hold after CLKOUT Low	0		ns	
T_{AVDV}	Address Valid to Input Data Valid 80C196KB10/83C196KB10 80C196KB12/83C196KB12		$3 T_{OSC} - 70$ $3 T_{OSC} - 67$	ns ns	(Note 2)
T_{RLDV}	\overline{RD} Active to Input Data Valid 80C196KB10/83C196KB10 80C196KB12/83C196KB12		$T_{OSC} - 30$ $T_{OSC} - 23$	ns ns	(Note 2)
T_{CLDV}	CLKOUT Low to Input Data Valid		$T_{OSC} - 50$	ns	
T_{RHDZ}	End of \overline{RD} to Input Data Float		$T_{OSC} - 20$	ns	
T_{RXDX}	Data Hold after \overline{RD} Inactive	0		ns	

NOTES:

- If max is exceeded, additional wait states will occur.
- When using wait states, add $2 T_{OSC} \times n$, where n = number of wait states.

AC CHARACTERISTICSTest Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 10/12$ MHz

The 80C196KB will meet these specifications:

Symbol	Description	Min	Max	Units	Notes
F _{XTAL}	Frequency on XTAL ₁ 80C196KB10/83C196KB10 80C196KB12/83C196KB12	3.5	10	MHz	(Note 2)
		3.5	12	MHz	(Note 2)
T _{OSC}	I/F _{XTAL} 80C196KB10/83C196KB10 80C196KB12/83C196KB12	100	286	ns	
		83	286	ns	
T _{XHCH}	XTAL1 High to CLKOUT High or Low	40	110	ns	(Note 3)
T _{CLCL}	CLKOUT Cycle Time	2 T _{OSC}		ns	
T _{CHCL}	CLKOUT High Period	T _{OSC} - 10	T _{OSC} + 10	ns	
T _{CLLH}	CLKOUT Falling Edge to ALE Rising	-5	15	ns	
T _{LLCH}	ALE Falling Edge to CLKOUT Rising	-15	15	ns	
T _{LHLH}	ALE Cycle Time	4 T _{OSC}		ns	(Note 5)
T _{LHLL}	ALE High Period	T _{OSC} - 10	T _{OSC} + 10	ns	
T _{AVLL}	Address Setup to ALE Falling Edge	T _{OSC} - 20			
T _{LLAX}	Address Hold after ALE Falling Edge	T _{OSC} - 40		ns	
T _{LLRL}	ALE Falling Edge to \overline{RD} Falling Edge	T _{OSC} - 40		ns	
T _{RLCL}	\overline{RD} Low to CLKOUT Falling Edge	5	30	ns	
T _{RLRH}	\overline{RD} Low Period	T _{OSC} - 5	T _{OSC} + 25	ns	(Note 5)
T _{RHLH}	\overline{RD} Rising Edge to ALE Rising Edge	T _{OSC}	T _{OSC} + 25	ns	(Note 4)
T _{RLAZ}	\overline{RD} Low to Address Float		10	ns	
T _{LLWL}	ALE Falling Edge to \overline{WR} Falling Edge	T _{OSC} - 10		ns	
T _{CLWL}	CLKOUT Low to \overline{WR} Falling Edge	0	25	ns	
T _{QVWH}	Data Stable to \overline{WR} Rising Edge 80C196KB10/83C196KB10 80C196KB12/83C196KB12	T _{OSC} - 30		ns	(Note 5)
		T _{OSC} - 23		ns	
T _{CHWH}	CLKOUT High to \overline{WR} Rising Edge	-10	10	ns	
T _{WLWH}	\overline{WR} Low Period	T _{OSC} - 30	T _{OSC} + 5	ns	(Note 5)
T _{WHQX}	Data Hold after \overline{WR} Rising Edge	T _{OSC} - 10		ns	
T _{WHLH}	\overline{WR} Rising Edge to ALE Rising Edge	T _{OSC} - 10	T _{OSC} + 15	ns	(Note 4)
T _{WHBX}	\overline{BHE} , INST Hold after \overline{WR} Rising Edge	T _{OSC} - 10		ns	
T _{RHBX}	\overline{BHE} , INST Hold after \overline{RD} Rising Edge	T _{OSC} - 10		ns	
T _{WHAX}	AD8-15 Hold after \overline{WR} Rising Edge	T _{OSC} - 50		ns	
T _{RHAX}	AD8-15 Hold after \overline{RD} Rising Edge	T _{OSC} - 25		ns	

NOTES:T_{OSC} = 83.3 ns at 12 MHz; T_{OSC} = 100 ns at 10 MHz.

1. Customers whose applications require an 83C196KB to meet the 80C196KB specifications listed above should contact an Intel Field Sales Representative.


2. Testing performed at 3.5 MHz. However, the part is static by design and will typically operate below 1 Hz.

3. Typical specification, not guaranteed.


4. Assuming back-to-back bus cycles.

5. When using wait states, add 2 T_{OSC} × n, where n = number of wait states.


System Bus Timings



READY Timings (One Wait State)



Buswidth Timings




HOLD/HLDA TIMINGS

Symbol	Description	Min	Max	Units	Notes
T_{HVCH}	HOLD Setup	85		ns	1
T_{CLHAL}	CLKOUT Low to HLDA Low	-15	15	ns	
T_{CLBRL}	CLKOUT Low to \overline{BREQ} Low	-15	15	ns	
T_{HALAZ}	HLDA Low to Address Float		20	ns	
T_{HALBZ}	HLDA Low to BHE, INST, RD, WR Float			ns	
T_{CLHAH}	CLKOUT Low to HLDA High	-15	15	ns	
T_{CLBRH}	CLKOUT Low to \overline{BREQ} High	-15	15	ns	
T_{HAHAX}	HLDA High to Address No Longer Float	-5		ns	
T_{HAHBV}	HLDA High to BHE, INST, RD, WR Valid	-20		ns	
T_{CLLH}	CLKOUT Low to ALE High	-5	15	ns	

NOTE:


1. To guarantee recognition at next clock.



EXTERNAL CLOCK DRIVE


Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Oscillator Frequency			
	80C196KB10	3.5	10.0	MHz
	80C196KB12	3.5	12.0	MHz
T_{XLXL}	Oscillator Frequency			
	80C196KB10	100	286	ns
	80C196KB12	83	286	ns
T_{XHXX}	High Time	32		ns
T_{XLXX}	Low Time	32		ns
T_{XLXH}	Rise Time		10	ns
T_{XHXL}	Fall Time		10	ns

EXTERNAL CLOCK DRIVE WAVEFORMS




An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications the capacitance will not exceed 20 pF.


EXTERNAL CRYSTAL CONNECTIONS




EXTERNAL CLOCK CONNECTIONS



AC TESTING INPUT, OUTPUT WAVEFORMS



FLOAT WAVEFORMS



EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:

- H - High
- L - Low
- V - Valid
- X - No Longer Valid
- Z - Floating

Signals:

- A - Address
- B - \overline{BHE}
- BR - \overline{BREQ}
- C - CLKOUT
- D - DATA IN
- G - Buswidth
- H - HOLD
- HA - \overline{HLDA}
- L - $\overline{ALE/ADV}$
- Q - DATA OUT
- R - \overline{RD}
- W - $\overline{WR/WRH/WRL}$
- X - XTAL1
- Y - READY

AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE


SERIAL PORT TIMING—SHIFT REGISTER MODE

Symbol	Parameter	Min	Max	Units
T_{XLXL}	Serial Port Clock Period ($BRR \geq 8002H$)	$6 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge ($BRR \geq 8002H$)	$4 T_{OSC} - 50$	$4 T_{OSC} + 50$	ns
T_{XLXL}	Serial Port Clock Period ($BRR = 8001H$)	$4 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge ($BRR = 8001H$)	$2 T_{OSC} - 50$	$2 T_{OSC} + 50$	ns
T_{QVXH}	Output Data Setup to Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHQX}	Output Data Hold after Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHQV}	Next Output Data Valid after Clock Rising Edge		$2 T_{OSC} + 50$	ns
T_{DVXH}	Input Data Setup to Clock Rising Edge	$T_{OSC} + 50$		ns
T_{XHDX}	Input Data Hold after Clock Rising Edge	0		ns
T_{XHQZ}	Last Clock Rising to Output Float		$1 T_{OSC}$	ns



WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE



AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE

Symbol	Parameter	Min	Max	Units
T_{XQZ}	Serial Port Clock Period (BRR = 8002H)	8 T_{OSC}		ns
T_{XQH}	Serial Port Clock Falling Edge to Rising Edge (BRR = 8002H)	4 $T_{OSC} - 50$	4 $T_{OSC} + 50$	ns
T_{XQL}	Serial Port Clock Period (BRR = 8001H)	4 T_{OSC}		ns
T_{XQH}	Serial Port Clock Falling Edge to Rising Edge (BRR = 8001H)	2 $T_{OSC} - 50$	2 $T_{OSC} + 50$	ns
T_{OVH}	Output Data Setup to Clock Rising Edge	2 $T_{OSC} - 50$		ns
T_{OHX}	Output Data Hold after Clock Rising Edge	2 $T_{OSC} - 50$		ns
T_{OVH}	Next Output Data Valid after Clock Rising Edge	2 $T_{OSC} + 50$		ns
T_{OVH}	Input Data Setup to Clock Rising Edge	$T_{OSC} + 50$		ns
T_{OHX}	Input Data Hold after Clock Rising Edge	0		ns
T_{XQZ}	Last Clock Rising to Output Float	1 T_{OSC}		ns

There are two modes of A/D operation: with or without clock prescaler. The speed of the A/D converter can be adjusted by setting a clock prescaler on or off. At high frequencies more time is needed for the comparator to settle. The maximum frequency with the clock prescaler disabled is 8 MHz. The conversion times with the prescaler turned on or off is shown in the table below.

cy is directly dependent on the accuracy and stability of V_{REF} . V_{REF} must be close to V_{CC} since it supplies both the resistor ladder and the digital section of the converter.

See the MCS-96 A/D Quick Reference for definition of A/D terms.

Conversion Time

Clock Prescaler On IOC2.4 = 0	Clock Prescaler Off IOC2.4 = 1
158 States 26.33 μ s @ 12 MHz	91 States 22.75 μ s @ 8 MHz

A/D CONVERTER SPECIFICATIONS

Parameter	Typical(1)	Minimum	Maximum	Units*	Notes
Resolution		512 9	1024 10	Levels Bits	
Absolute Error		0	± 4	LSBs	
Full Scale Error	0.25 ± 0.50			LSBs	
Zero Offset Error	-0.25 ± 0.50			LSBs	
Non-Linearity Error	1.5 ± 2.5	0	± 4	LSBs	
Differential Non-Linearity Error		> -1	$+2$	LSBs	
Channel-to-Channel Matching	± 0.1	0	± 1	LSBs	
Repeatability	± 0.25			LSBs	
Temperature Coefficients:					
Offset	0.009			LSB/ $^{\circ}$ C	
Full Scale	0.009			LSB/ $^{\circ}$ C	
Differential Non-Linearity	0.009			LSB/ $^{\circ}$ C	
Off Isolation		-60		dB	2, 3
Feedthrough	-60			dB	2
V_{CC} Power Supply Rejection	-60			dB	2
Input Series Resistance		1K	5K	Ω	4
DC Input Leakage		0	3.0	μ A	
Sample Time: Prescaler On Prescaler Off	15 8			States States	
Sampling Capacitor	3			pF	

NOTES:

*An "LSB", as used here, has a value of approximately 5 mV.

1. Typical values are expected for most devices at 25 $^{\circ}$ C but are not tested or guaranteed.
2. DC to 100 KHz.
3. Multiplexer Break-Before-Make Guaranteed.
4. Resistance from device pin, through internal MUX, to sample capacitor.

Symbols	Description	Min	Max	Units
RESET Hysteresis	Hysteresis on RESET Pin	TBD		mV
I _{PD}	Powerdown Mode Current		TBD	mA
T _{LLYV}	ALE Low to READY Setup		T _{OSC} - 65	ns
T _{LLGV}	ALE Low to BUSWIDTH Setup		T _{OSC} - 60	ns
T _{AVDV}	Address Valid to Input Data Valid		3 T _{OSC} - 60	ns
T _{RLDV}	\overline{RD} Low to Input Data Valid		T _{OSC} - 25	ns
T _{LHLL}	ALE High Period	T _{OSC} - 12	T _{OSC} + 12	ns
T _{RHAX}	AD ₈ -AD ₁₅ Hold after \overline{RD} Rising	T _{OSC} - 50		ns
T _{HALAZ}	HLD \overline{A} Low to Address Float		-25	ns
T _{HALBZ}	HLD \overline{A} Low to \overline{BHE} , INST, RD, WR Float		-30	ns
T _{HAHBV}	HLD \overline{A} High to \overline{BHE} , INST, RD, WR Valid	-25		ns
A/D Absolute Error	Absolute Error		±6	LSBs

FUNCTIONAL DEVIATIONS

1. The DJNZW instruction is not guaranteed to be functional. The instruction, if encountered, will not cause an unimplemented opcode interrupt. (The opcode for DJNZW is 0E1 Hex.) The DJNZ (byte) instruction works correctly and should be used instead.
2. The CDE function is not guaranteed to work. The CDE pin must be directly connected to V_{SS}.
3. The HSI unit has two errata: one dealing with resolution and the other with first entries into the FIFO.

The HSI resolution is 9 states instead of 8 states. Events on the same line may be lost if they occur faster than once every 9 state times.

There is a mismatch between the 9 state time HSI resolution and the 8 state time timer. This causes one time value to be unused every 9 timer counts. Events may receive a time-tag one count later than expected because of this "skipped" time value.

If the first two events into an empty FIFO (not including the Holding Register) occur in the same internal phase, both are recorded with one time-tag. Otherwise, if the second event occurs within 9 states after the first, its time-tag is one count later than the first's. If this is the "skipped" time value, the second event's time-tag is 2 counts later than the first's.

If the FIFO and Holding Register are empty, the first event will transfer into the Holding Register after 8 state times, leaving the FIFO empty again. If the second event occurs after this time, it will act as a new first event into an empty FIFO.

4. The serial port Framing Error flag fails to indicate an error if the bit preceding the stop bit is a 1. This is the case in both the 8-bit and 9-bit modes. False framing errors are never generated.
5. The serial port RI flag is not generated after the first byte is received. The problem does not occur if the baud rate is reloaded after each reception.
6. If the unsigned divide instruction (byte or word) is the last instruction in the queue as HOLD or READY is asserted, the result may be incorrect.

DATA SHEET REVISION HISTORY

This data sheet (270918-002) is valid for devices marked with a "B" at the end of the top side tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following differences exist between this data sheet and the previous version (-001).

1. The commercial and Express (extended temperature and extended burn-in) devices were combined in this data sheet. The Express only data sheet (270780-002) is now obsolete.
2. The EPROM devices were removed from this data sheet. They are now in a separate data sheet (270909).
3. The 80C196KB devices were removed from this data sheet. Only the 80C196KB10, 83C196KB10, 80C196KB12 and 83C196KB12 devices are now covered.
4. Changes were made to the format of the data sheet and the SFR descriptions were removed.
5. Two errata were added: the serial port RI flag and the DIVIDE during HOLD/READY.
6. Three specifications for the extended temperature and extended burn-in devices were changed: V_{IH2} Min was changed from 2.4V to 2.6V, T_{XHCH} Min was changed from 35 ns to 40 ns, and T_{HVCH} Min was changed from 90 ns to 85 ns.

The -001 data sheet integrated the 87C196KB (order number 270590-003) and the 83C196KB/80C196KB (order number 270634-003) data sheets. The following differences exist between the -001 data sheet and each of the above mentioned data sheets.

1. The status of the data sheet was upgraded from ADVANCE INFORMATION to PRELIMINARY.
2. The warning about the ABSOLUTE MAXIMUM RATINGS was reworded and a notice of disclaimer was added to the electrical specifications section.
3. V_{IH2} was increased from 2.2V to 2.6V.
4. I_{IL1} was increased from $-950 \mu A$ to -1.2 mA. This change was documented in the previous revision of the data sheets but the DC Characteristics table did not reflect the change.
5. Maximum I_{PD} specification was added to the DC table and I_{PD} note was deleted.



PRELIMINARY

80C198/83C198/80C194/83C194 COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER

83C198 — 8 Kbytes of Factory Mask-Programmed ROM
80C198 — ROMless

- 232 Byte Register File
- Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- 2.3 μ s 16 x 16 Multiply (12 MHz)
- 4.0 μ s 32/16 Divide (12 MHz)
- Powerdown and Idle Modes
- 16-Bit Watchdog Timer
- 8-Bit External Bus
- Extended Temperature Available
- Full Duplex Serial Port
- High Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Counter
- Pulse-Width-Modulated Output
- Four 16-Bit Software Timers
- 10-Bit A/D Converter with Sample/Hold
- Extended Burn-In Available

The 80C198 is the low cost member of the CHMOS MCS[®]-96 microcontroller family. Intel's CHMOS process provides a high performance processor along with low power consumption. To further reduce power requirements, the processor can be placed into Idle or Powerdown Mode.

The 83C198 is an 80C198 with 8 Kbytes on-chip ROM. In this document, the 80C198 will also refer to the 83C198, 80C194 and 83C194 unless otherwise stated. Bit, byte, word and some 32-bit operations are available on the 80C198. With a 12 MHz oscillator a 16-bit addition takes 0.66 μ s, and the instruction times average 0.5 μ s to 1.5 μ s in typical applications.

Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or counter. Also provided on-chip are an A/D converter, serial port, watchdog timer and a pulse-width-modulated output signal.

The 80C194 and 83C194 do not have the on-chip A/D converter.

With the commercial (standard) temperature option, operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the extended temperature range option, operational characteristics are guaranteed over the temperature range of -40°C to +85°C. With the extended burn-in option, the burn-in is dynamic for a minimum time of 160 hours at 125°C with $V_{CC} = 5.5V \pm 0.5V$, following the guidelines in MIL-STD-883, Method 1015. The specifications which are different for the extended temperature and extended burn-in devices are listed in this data sheet. Otherwise, the commercial specifications apply for both.

MCS[®]-96 is a registered trademark of Intel Corporation.




Figure 1. 80C198/80C198 Block Diagram




Figure 2. Memory Map

Figure 3. Chip Configuration (2018H)

PACKAGING

The 80C198 and 83C198 are available in a 52-pin PLCC package and an 80-pin QFP package. Contact your local sales office to determine the exact ordering code for the part desired.

Package Designators:

N = 52-pin PLCC

S = 80-pin QFP

Prefix Designators:

T = Extended temperature

L = Extended temperature and extended burn-in

Package Type	θ_{ja}	θ_{jc}
PLCC	35°C/W	12°C/W
QFP	85°C/W	—

Figure 4. 8XC198 Thermal Characteristics

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operating conditions and application. See the Intel *Packaging Handbook* (Order Number 240800) for a description of Intel's thermal impedance test methodology.




Figure 5. 52-Pin PLCC Package




Figure 6. 80-Pin QFP Package

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (5V).
V _{SS}	The PLCC package has 5 V _{SS} pins and the QFP package has 12 V _{SS} pins. All must be connected to circuit ground.
V _{REF}	Reference voltage for the A/D converter (5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} .
V _{PP}	Timing pin for the return from powerdown circuit. Connect this pin with a 1 μ F capacitor to V _{SS} . If this function is not used, connect to V _{CC} . This pin is the programming voltage on the EPROM device.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
RESET	Reset input to and open-drain output from the chip. Input low for at least 4 state times to reset the chip. The subsequent low-to-high transition commences the Reset Sequence in which the PSW is cleared, a byte read from 2018H loads CCR, and a jump to location 2080H is executed. Input high for normal operation. RESET has an internal pullup.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.
\overline{EA}	Input for memory select (External Access). \overline{EA} equal to a TTL-high causes memory accesses to locations 2000H through 3FFFH to be directed to on-chip ROM/EPROM. \overline{EA} equal to a TTL-low causes accesses to these locations to be directed to off-chip memory.
ALE/ \overline{ADV}	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is \overline{ADV} , it goes inactive high at the end of the bus cycle. \overline{ADV} can be used as a chip select for external memory. ALE/ \overline{ADV} is activated only during external memory accesses.
\overline{RD}	Read signal output to external memory. \overline{RD} is activated only during external memory reads.
\overline{WR}	Write output to external memory. \overline{WR} will go low for every external write.
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available through configuration of CCR.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0	4-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins set the Programming Mode on the EPROM device.
Port 2	Multi-functional port. All of its pins are shared with other functions in the 80C198.

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature

Under Bias -55°C to +125°C

Storage Temperature -65°C to +150°C

Voltage On Any Pin to V_{SS} -0.5V to +7.0V

Power Dissipation⁽¹⁾ 1.5W

NOTE:

1. Power dissipation is based on package heat transfer, not device power consumption.

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

OPERATING CONDITIONS

(All characteristics in this data sheet apply to these operating conditions unless otherwise noted.)

Symbol	Description	Min	Max	Units
T_A	Ambient Temperature Under Bias Commercial Temp.	0	+70	°C
T_A	Ambient Temperature Under Bias Extended Temp.	-40	+85	°C
V_{CC}	Digital Supply Voltage	4.50	5.50	V
V_{REF}	Analog Supply Voltage	4.50	5.50	V
F_{OSC}	Oscillator Frequency	3.5	12	MHz

NOTE:

ANGND and V_{SS} should be nominally at the same potential.

DC CHARACTERISTICS

Symbol	Description	Min	Max	Units	Test Conditions
V_{IL}	Input Low Voltage	-0.5	0.8	V	
V_{IH}	Input High Voltage (Note 1)	$0.2 V_{CC} + 1.0$	$V_{CC} + 0.5$	V	
V_{IH1}	Input High Voltage on XTAL 1	$0.7 V_{CC}$	$V_{CC} + 0.5$	V	
V_{IH2}	Input High Voltage on RESET	2.6	$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage		0.3 0.45 1.5	V V V	$I_{OL} = 200 \mu A$ $I_{OL} = 32 \text{ mA}$ $I_{OL} = 7 \text{ mA}$
V_{OH}	Output High Voltage (Standard Outputs)	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$		V V V	$I_{OH} = -200 \mu A$ $I_{OH} = -3.2 \text{ mA}$ $I_{OH} = -7 \text{ mA}$
I_{LI}	Input Leakage Current (Std. Inputs)		± 10	μA	$0 < V_{IN} < V_{CC} - 0.3V$
I_{LI1}	Input Leakage Current (Port 0)		+3	μA	$0 < V_{IN} < V_{REF}$
I_{IL1}	Logical 0 Input Current in Reset (Note 2) (ALE, \overline{RD} , \overline{WR} , INST, P2.0)		-1.2	mA	$V_{IN} = 0.45 \text{ V}$
Hyst	Hysteresis on RESET Pin	300		mV	

NOTE:

1. All pins except RESET and XTAL1.

2. Holding these pins below V_{IH} in Reset may cause the part to enter test modes.

DC CHARACTERISTICS (Continued)

Symbol	Description	Min	Typ ⁽⁶⁾	Max	Units	Test Conditions
I _{CC}	Active Mode Current in Reset		40	55	mA	XTAL1 = 12 MHz
I _{REF}	A/D Converter Reference Current		2	5	mA	V _{CC} = V _{PP} = V _{REF} = 5.5V
I _{IDLE}	Idle Mode Current		10	22	mA	
I _{CC1}	Active Mode Current		15	22	mA	XTAL1 = 3.5 MHz
I _{PD}	Powerdown Mode Current		5	50	μA	V _{CC} = V _{PP} = V _{REF} = 5.5V
R _{RST}	Reset Pullup Resistor	6K		65K	Ω	
C _S	Pin Capacitance (Any Pin to V _{SS})			10	pF	F _{TEST} = 1.0 MHz

NOTES:

(Notes apply to all specifications)

1. Standard Outputs include AD0-15, \overline{RD} , \overline{WR} , ALE, INST, HSO pins, PWM/P2.5, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.

2. Standard Inputs include HSI pins, \overline{EA} , READY, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/P2.4.

3. Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45V or V_{OH} is held below V_{CC} - 0.7V:

I_{OL} on Output pins: 10 mA

I_{OH} on Standard Output pins: 10 mA

4. Maximum current per bus pin (data and control) during normal operation is ±3.2 mA.

5. During normal (non-transient) conditions the following total current limits apply:

HSO, P2.0, RXD, RESET

I_{OL}: 29 mA

I_{OH}: 26 mA

P2.5, \overline{WR}

I_{OL}: 13 mA

I_{OH}: 11 mA

AD0-AD15

I_{OL}: 52 mA

I_{OH}: 52 mA

\overline{RD} , ALE, INST

I_{OL}: 13 mA

I_{OH}: 13 mA

6. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and V_{REF} = V_{CC} = 5V.




Figure 7. I_{CC} and I_{IDLE} vs Frequency

AC CHARACTERISTICS

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 12$ MHz

The system must meet these specifications to work with the 80C198/83C198:

Symbol	Description	Min	Max	Units	Notes
T_{AVYV}	Address Valid to Ready Setup		$2 T_{OSC} - 85$	ns	
T_{LLYV}	ALE Low to READY Setup		$T_{OSC} - 70$	ns	
T_{YLYH}	Non READY Time	No upper limit		ns	
T_{LLYX}	READY Hold after ALE Low	$T_{OSC} - 15$	$2 T_{OSC} - 40$	ns	(Note 1)
T_{AVDV}	Address Valid to Input Data Valid		$3 T_{OSC} - 60$	ns	(Note 2)
T_{RLDV}	\overline{RD} Active to Input Data Valid		$T_{OSC} - 23$	ns	(Note 2)
T_{RHDZ}	End of \overline{RD} to Input Data Float		$T_{OSC} - 20$	ns	
T_{RXDX}	Data Hold after \overline{RD} Inactive	0		ns	

NOTES:

1. If max is exceeded, additional wait states will occur.
2. When using wait states, add $2 T_{OSC} \times n$, where n = number of wait states.


The 80C198/83C198 will meet these specifications:

Symbol	Description	Min	Max	Units	Notes
F_{XTAL}	Frequency on XTAL ₁	3.5	12	MHz	(Note 1)
T_{OSC}	$1/F_{XTAL}$	83	286	ns	
T_{LHLH}	ALE Cycle Time	$4 T_{OSC}$		ns	(Note 4)
T_{LHLL}	ALE High Period	$T_{OSC} - 10$	$T_{OSC} + 10$	ns	
T_{AVLL}	Address Setup to ALE Falling Edge	$T_{OSC} - 20$		ns	
T_{LLAX}	Address Hold after ALE Falling Edge	$T_{OSC} - 40$		ns	
T_{LLRL}	ALE Falling Edge to \overline{RD} Falling Edge	$T_{OSC} - 30$		ns	
T_{RLRH}	\overline{RD} Low Period	$T_{OSC} - 5$	$T_{OSC} + 25$	ns	(Note 4)
T_{RHLH}	\overline{RD} Rising Edge to ALE Rising Edge	T_{OSC}	$T_{OSC} + 25$	ns	(Note 3)
T_{RLAZ}	\overline{RD} Low to Address Float		10	ns	
T_{LLWL}	ALE Falling Edge to \overline{WR} Falling Edge	$T_{OSC} - 10$		ns	
T_{QVWH}	Data Stable to \overline{WR} Rising Edge	$T_{OSC} - 23$		ns	(Note 4)
T_{WLWH}	\overline{WR} Low Period	$T_{OSC} - 30$	$T_{OSC} + 5$	ns	(Note 4)
T_{WHQX}	Data Hold after \overline{WR} Rising Edge	$T_{OSC} - 2.5$		ns	
T_{WHLH}	\overline{WR} Rising Edge to ALE Rising Edge	$T_{OSC} - 10$	$T_{OSC} + 15$	ns	(Note 3)
T_{WHBX}	INST Hold after \overline{WR} Rising Edge	$T_{OSC} - 10$		ns	
T_{RHBX}	INST Hold after \overline{RD} Rising Edge	$T_{OSC} - 10$		ns	
T_{WHAX}	AD8-15 Hold after \overline{WR} Rising Edge	$T_{OSC} - 50$		ns	
T_{RHAX}	AD8-15 Hold after \overline{RD} Rising Edge	$T_{OSC} - 25$		ns	


NOTES:

1. Testing performed at 3.5 MHz. However, the part is static by design and will typically operate below 1 Hz.
2. Typical specification, not guaranteed.
3. Assuming back-to-back bus cycles.
4. When using wait states, add $2 T_{OSC} \times n$, where n = number of wait states.

System Bus Timings




READY Timings (One Wait State)



EXTERNAL CLOCK DRIVE


Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Oscillator Frequency	3.5	12.0	MHz
T_{XLXL}	Oscillator Period	83	286	ns
T_{XHXX}	High Time	32		ns
T_{XLXX}	Low Time	32		ns
T_{XLXH}	Rise Time		10	ns
T_{XHXL}	Fall Time		10	ns

EXTERNAL CLOCK DRIVE WAVEFORMS



An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications the capacitance will not exceed 20 pF.


EXTERNAL CRYSTAL CONNECTIONS



NOTE:


Keep oscillator components close to chip and use short, direct traces to XTAL1, XTAL2 and V_{SS} . When using crystals, $C1 = 20$ pF and $C2 = 20$ pF. When using ceramic resonators, consult manufacturer for recommended capacitor values.

EXTERNAL CLOCK CONNECTIONS




*Required if TTL driver used.
Not needed if CMOS driver is used.

AC TESTING INPUT, OUTPUT WAVEFORMS



FLOAT WAVEFORMS



EXPLANATION OF AC SYMBOLS


Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:

- H - High
- L - Low
- V - Valid
- X - No Longer Valid
- Z - Floating

Signals:

- A - Address
- D - DATA IN
- L - ALE/ $\overline{\text{ADV}}$
- Q - DATA OUT
- R - $\overline{\text{RD}}$
- W - $\overline{\text{WR}}$
- X - XTAL1
- Y - READY




AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT TIMING—SHIFT REGISTER MODE

Symbol	Parameter	Min	Max	Units
T_{XLXL}	Serial Port Clock Period (BRR \geq 8002H)	$6 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR \geq 8002H)	$4 T_{OSC} - 50$	$4 T_{OSC} + 50$	ns
T_{XLXL}	Serial Port Clock Period (BRR = 8001H)	$4 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR = 8001H)	$2 T_{OSC} - 50$	$2 T_{OSC} + 50$	ns
T_{QVXH}	Output Data Setup to Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHGX}	Output Data Hold after Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHGV}	Next Output Data Valid after Clock Rising Edge		$2 T_{OSC} + 50$	ns
T_{DVXH}	Input Data Setup to Clock Rising Edge	$T_{OSC} + 50$		ns
T_{XHDX}	Input Data Hold after Clock Rising Edge	0		ns
T_{XHQZ}	Last Clock Rising to Output Float		$1 T_{OSC}$	ns

WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE



A TO D CHARACTERISTICS

There are two modes of A/D operation: with or without clock prescaler. The speed of the A/D converter can be adjusted by setting a clock prescaler on or off. At high frequencies more time is needed for the comparator to settle. The maximum frequency with the clock prescaler disabled is 8 MHz. The conversion times with the prescaler turned on or off is shown in the table below.

The converter is ratiometric, so the absolute accuracy is directly dependent on the accuracy and stability of V_{REF} . V_{REF} must be close to V_{CC} since it supplies both the resistor ladder and the digital section of the converter.

The 80C194/83C194 does not have an A/D converter.

See the MCS-96 A/D Quick Reference for definition of A/D terms.

Conversion Time

Clock Prescaler On IOC2.4 = 0	Clock Prescaler Off IOC2.4 = 1
158 States 26.33 μ s @ 12 MHz	91 States 22.75 μ s @ 8 MHz

A/D CONVERTER SPECIFICATIONS

Parameter	Typical(1)	Minimum	Maximum	Units*	Notes
Resolution		512 9	1024 10	Levels Bits	
Absolute Error		0	± 4	LSBs	
Full Scale Error	0.25 ± 0.50			LSBs	
Zero Offset Error	-0.25 ± 0.50			LSBs	
Non-Linearity Error	1.5 ± 2.5	0	± 4	LSBs	
Differential Non-Linearity Error		> -1	$+2$	LSBs	
Channel-to-Channel Matching	± 0.1	0	± 1	LSBs	
Repeatability	± 0.25			LSBs	
Temperature Coefficients:					
Offset	0.009			LSB/°C	
Full Scale	0.009			LSB/°C	
Differential Non-Linearity	0.009			LSB/°C	
Off Isolation		-60		dB	2, 3
Feedthrough	-60			dB	2
V_{CC} Power Supply Rejection	-60			dB	2
Input Series Resistance		1K	5K	Ω	
DC Input Leakage		0	3.0	μ A	4
Sample Time: Prescaler On	15			States	
Prescaler Off	8			States	
Sampling Capacitor	3			pF	

NOTES:

*An "LSB", as used here, has a value of approximately 5 mV.

1. Typical values are expected for most devices at 25°C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make Guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

EXTENDED TEMPERATURE/EXTENDED BURN-IN ONLY SPECIFICATIONS

Symbol	Description	Min	Max	Units
RESET Hysteresis	Hysteresis on RESET Pin	TBD		mV
IPD	Powerdown Mode Current		TBD	mA
T_{LLYV}	ALE Low to READY Setup		$T_{OSC} - 65$	ns
T_{AVDV}	Address Valid to Input Data Valid		$3 T_{OSC} - 60$	ns
T_{RLDV}	\overline{RD} Low to Input Data Valid		$T_{OSC} - 25$	ns
T_{LHLL}	ALE High Period	$T_{OSC} - 12$	$T_{OSC} + 12$	ns
T_{RHAX}	AD8-15 Hold after \overline{RD} Rising	$T_{OSC} - 50$		ns
A/D Absolute Error	Absolute Error		+6	LSBs

FUNCTIONAL DEVIATIONS

- The DJNZW instruction is not guaranteed to be functional. The instruction, if encountered, will not cause an unimplemented opcode interrupt. (The opcode for DJNZW is 0E1 Hex.) The DJNZ (byte) instruction works correctly and should be used instead.
- The HSI unit has two errata: one dealing with resolution and the other with first entries into the FIFO.

The HSI resolution is 9 states instead of 8 states. Events on the same line may be lost if they occur faster than once every 9 state times.

There is a mismatch between the 9 state time HSI resolution and the 8 state time timer. This causes one time value to be unused every 9 timer counts. Events may receive a time-tag one count later than expected because of this "skipped" time value.

If the first two events into an empty FIFO (not including the Holding Register) occurs within 9 states after the first, its time-tag is one count later than the first's. If this is the "skipped" time value, the second event's time-tag is 2 counts later than the first's.

If the FIFO and Holding Register are empty, the first event will transfer into the Holding Register after 8 state times, leaving the FIFO empty again. If the second event occurs after this time, it will act as a new first event into an empty FIFO.

- The serial port Framing Error flag fails to indicate an error if the bit preceding the stop bit is a 1. This is the case in both the 8-bit and 9-bit modes. False framing errors are never generated.
- The serial port RI flag is not generated after the first byte is received. The problem does not occur if the baud rate is reloaded after each reception.
- If the unsigned divide instruction (byte or word) is the last instruction in the queue as HOLD or READY is asserted, the result may be incorrect.

REVISION HISTORY

This data sheet (270815-003) is valid for devices marked with a "B" at the end of the top side tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following differences exist between this data sheet and the previous version (-002).

1. The Express (extended temperature and extended burn-in) devices were added to this data sheet.
2. Changes were made to the format of the data sheet and the SFR descriptions were removed.
3. Four errata were added: the CDE pin, the HSI resolution, the serial port framing error flag, the serial port RI flag and the DIVIDE during HOLD/READY.
4. One specification for the extended temperature and extended burn-in devices was changed: V_{IH2} Min was changed from 2.4V to 2.6V.

Differences between -002 and the -001 version of the 80C198 data sheet.

1. V_{SS} pin description was altered to reflect the correct number of pins.

2. V_{IH2} min was changed from 2.2V to 2.6V.
3. Max I_{PD} was added and the I_{PD} note was deleted.

For more detailed information on the 80C198, refer to the 80C196KB User's Guide, order number 270651. The 80C196KB User's Guide applies to the 80C198 except for the design considerations listed above. Because the 80C198 is a reduced pin count version, some 80C196KB features are not available and are listed here:

1. PORT 1. PORT1 is a quasi-bidirectional port.
 - A. HOLD/HLDA. This feature is multiplexed on PORT1.5-.7 and is not available.
2. The A/D converter loses four of its input channels, ACH0-3.
3. T2CAPTURE (P2.7) Timer2 Capture feature is not available.
4. T2UP/DN (P2.6) The Timer2 UP/DOWN feature is not available.
5. CLKOUT
6. NMI
7. BUSWIDTH
8. BHE
9. PACT



PRELIMINARY

8XC196KB/8XC196KB16 COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER

- 8 Kbytes of On-Chip ROM/OTP Available
- 232 Byte Register File
- Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- 1.75 μ s 16 x 16 Multiply (16 MHz)
- 3.0 μ s 32/16 Divide (16 MHz)
- Powerdown and Idle Modes
- Five 8-Bit I/O Ports
- 16-Bit Watchdog Timer
- 12 MHz and 16 MHz Available
- Dedicated 15-Bit Baud Rate Generator
- Dynamically Configurable 8-Bit or 16-Bit Buswidth
- Full Duplex Serial Port
- High Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Up/Down Counter with Capture
- Pulse-Width-Modulated Output
- Four 16-Bit Software Timers
- 10-Bit A/D Converter with Sample/Hold
- HOLD/HLDA Bus Protocol
- Extended Temperature Available

The 8XC196KB is a 16-bit microcontroller available in three different memory varieties: ROMless (80C196KB), 8K ROM (83C196KB) and 8K OTP (One Time Programmable—87C196KB). The 8XC196KB is a high performance member of the MCS® -96 microcontroller family. The 8XC196KB has the same peripheral set as the 8096BH and has a true superset of the 8096BH instructions. Intel's CHMOS process provides a high performance processor along with low power consumption. To further reduce power requirements, the processor can be placed into Idle or Powerdown Mode.

Bit, byte, word and some 32-bit operations are available on the 80C196KB. With a 16 MHz oscillator a 16-bit addition takes 0.50 μ s, and the instruction times average 0.37 μ s to 1.1 μ s in typical applications.

Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or up/down counter. Also provided on-chip are an A/D converter, serial port, watchdog timer and a pulse-width-modulated output signal.

The 8XC196KB has a maximum guaranteed frequency of 12 MHz. The 8XC196KB16 has a maximum guaranteed frequency of 16 MHz. All references to the 80C196KB also refer to the 80C196KB16; 83C196KB, Rxxx; 87C196KB and 87C196KB16 unless otherwise noted. The ROM device does not have a speed indicator at the end of the device name. Instead it has a ROM code number.

With the commercial (standard) temperature option, operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the extended temperature range option, operational characteristics are guaranteed over the temperature range of -40°C to +85°C.

Package Designators: N = 68-pin PLCC, S = 80-pin QFP (commercial only). Prefix Designators: T = Extended Temperature.




Figure 1. 8XC196KB Block Diagram

Table 1. 8XC196KB Memory Map

Address Range	Memory Type
0000H - 007FH	CPU SFRs (Notes 1, 2)
0080H - 00FFH	Reserved SFRs (Note 3)
0100H - 01FFH	External Memory
FFFFH	Reserved

NOTE: 1. Code executed in locations 0000H to 007FH will be located external.
2. Reserved memory locations must contain 0.
3. Reserved SFRs (Note 1) locations must contain 0.
4. Refer to 8XC196KB data sheet for SFR details.
5. WARNING: Reserved memory locations must not be written or read. The contents and function of these locations may change with future revisions of the device. Therefore, a program that uses one or more of these locations may not function properly.

Table 2. Thermal Characteristics

Package Type	PLCC	QFP
Power Dissipation (W)	35°C/W	70°C/W
Operating Temperature (°C)	-40 to 125	-40 to 125

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel Packaging Handbook (order number 34800) for a description of Intel's thermal impedance test methodology.

PROCESS INFORMATION

This device is manufactured on P629.0 and 629.1, a CHMOS III-E process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order Number 210997.




Figure 2. The 8XC196KB Nomenclature

Table 1. Thermal Characteristics

Package Type	θ_{ja}	θ_{jc}
PLCC	35°C/W	13°C/W
QFP	70°C/W	4°C/W

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel *Packaging Handbook* (order number 240800) for a description of Intel's thermal impedance test methodology.

Description	Address
External Memory or I/O	0FFFFH 04000H
Internal ROM/EPROM or External Memory (Determined by EA)	3FFFFH 2080H
Reserved. Must contain FFH. (Note 5)	207FH 2040H
Upper Interrupt Vectors	203FH 2030H
ROM/EPROM Security Key	202FH 2020H
Reserved. Must contain FFH. (Note 5)	201FH 201AH
Reserved. Must Contain 20H (Note 5)	2019H
CCB	2018H
Reserved. Must contain FFH. (Note 5)	2017H 2014H
Lower Interrupt Vectors	2013H 2000H
Port 3 and Port 4 Word Addressable Only	1FFFFH 1FFE0H
External Memory	1FFD0H 0100H
232 Bytes Register RAM (Note 1)	00FFFH 0018H
CPU SFR's (Notes 1, 3)	0017H 0000H

NOTES:

- Code executed in locations 0000H to 00FFFH will be forced external.
- Reserved memory locations must contain 0FFH unless noted.
- Reserved SFR bit locations must contain 0.
- Refer to 8XC196KB quick reference for SFR descriptions.
- WARNING:** Reserved memory locations must not be written or read. The contents and/or function of these locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.




Figure 3. 68-Pin Package (PLCC Top View)

NOTE:

The above pin out diagram applies to the OTP (87C196KB) device. The OTP device uses all of the programming pins shown above. The ROM (83C196KB) device only uses programming pins: AINC, PALE, PMODE.n, and PROG. The ROMless (80C196KB) doesn't use any of the programming pins.




Figure 4. 80-Pin QFP Package

NOTE:

The above pin out diagram applies to the OTP (87C196KB) device. The OTP device uses all of the programming pins shown above. The ROM (83C196KB) device only uses programming pins: AINC, PALE, PMODE.n, and PROG. The ROMless (80C196KB) doesn't use any of the programming pins.

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (5V).
V _{SS}	Digital circuit ground (0V). There are multiple V _{SS} pins, all of them must be connected.
V _{REF}	Reference voltage for the A/D converter (5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} . Connect V _{SS} and ANGND at chip to avoid noise problems.
V _{PP}	Programming voltage. Also timing pin for the return from power down circuit.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is 1/2 the oscillator frequency. It has a 50% duty cycle.
RESET	Reset input to and open-drain output from the chip. Input low for at least 4 state times to reset the chip. The subsequent low-to-high transition re-synchronizes CLKOUT and commences a 10-state-time RESET sequence.
BUSWIDTH	Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus.
NMI	A positive transition causes a vector through 203EH.
INST	Output high during an external memory read indicates the read is an instruction fetch and output low indicates a data fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses.
EA	Input for memory select (External Access). EA equal to a TTL-high causes memory accesses to locations 2000H through 3FFFH to be directed to on-chip ROM/OTPROM. EA equal to a TTL-low causes accesses to these locations to be directed to off-chip memory.
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. RD is activated only during external memory reads.
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. BHE will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being addressed. BHE/WRH is activated only during external memory writes.
READY	Ready input to lengthen external memory cycles. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait mode until the next positive transition in CLKOUT occurs with READY high. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle (held not ready) is available in the CCR.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
Port 0	8-bit high impedance input-only port. Three pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.
Port 1	8-bit quasi-bidirectional I/O port. These pins are shared with HOLD, HLDA and BREQ.
Port 2	8-bit multi-functional port. All of its pins are shared with other functions in the 87C196KB. Pins P2.6 and P2.7 are quasi-bidirectional.
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus, which has strong internal pullups.
HOLD	Bus Hold input requesting control of the bus. Enabled by setting WSR.7.
HLDA	Bus Hold acknowledge output indicating release of the bus. Enabled by setting WSR.7.
BREQ	Bus Request output activated when the bus controller has a pending external memory cycle. Enabled by setting WSR.7.
TxD	The TxD pin is used for serial port transmission in Modes 1, 2 and 3. In Mode 0 the pin is used as the serial clock output.
RxD	Serial Port Receive pin used for serial port reception. In Mode 0 the pin functions as input or output data.
EXTINT	A rising edge on the EXTINT pin will generate an external interrupt.
T2CLK	The T2CLK pin is the Timer2 clock input or the serial port baud rate generator input.
T2RST	A rising edge on the T2RST pin will reset Timer2.
PWM	The pulse width modulator output.
T2UP-DN	The T2UPDN pin controls the direction of Timer2 as an up or down counter.
T2CAPTURE	A rising edge on P2.7 will capture the value of Timer2 in the T2CAPTURE register.
PMODE	Programming Mode Select. Determines the EPROM programming algorithm that is performed. PMODE is sampled after a chip reset and should be static while the part is operating.
SID	Slave ID Number. Used to assign each slave a pin of Port 3 or 4 to use for passing programming verification acknowledgement.
PALE	Programming ALE Input. Accepted by the 87C196KB when it is in Slave Programming Mode. Used to indicate that Ports 3 and 4 contain a command/address.
PROG	Programming. Falling edge indicates valid data on PBUS and the beginning of programming. Rising edge indicates end of programming.
PACT	Programming Active. Used in the Auto Programming Mode to indicate when programming activity is complete.
PVAL	Program Valid. This signal indicates the success or failure of programming in the Auto Programming Mode. A zero indicates successful programming.
PVER	Program Verification. Used in Slave Programming and Auto CLB Programming Modes. Signal is low after rising edge of PROG if the programming was not successful.
AINC	Auto Increment. Active low signal indicates that the auto increment mode is enabled. Auto Increment will allow reading or writing of sequential EPROM locations without address transactions across the PBUS for each read or write.
Ports 3 and 4 (Programming Mode)	Address/Command/Data Bus. Used to pass commands, addresses, and data to and from slave mode 87C196KBs. Used by chips in Auto Programming Mode to pass command, addresses and data to slaves. Also used in the Auto Programming Mode as a regular system bus to access external memory. Should have pullups to V _{CC} when used in slave programming mode.

ELECTRICAL CHARACTERISTICS **ABSOLUTE MAXIMUM RATINGS***

Ambient Temperature	Under Bias -55°C to +125°C
Storage Temperature	-65°C to +150°C
Voltage On Any Pin to V _{SS}	-0.5V to +7.0V
Power Dissipation ⁽¹⁾	1.5W

NOTE:

1. Power dissipation is based on package heat transfer limitations, not device power consumption.

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

OPERATING CONDITIONS

(All characteristics in this data sheet apply to these operating conditions unless otherwise noted.)

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Under Bias	0	+70	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.50	5.50	V
F _{OSC}	Oscillator Frequency 12 MHz	3.5	12	MHz
F _{OSC}	Oscillator Frequency 16 MHz	3.5	16	MHz

NOTE:

ANGND and V_{SS} should be nominally at the same potential.

DC CHARACTERISTICS

Symbol	Description	Min	Max	Units	Test Conditions
V _{IL}	Input Low Voltage	-0.5	0.8	V	
V _{IH}	Input High Voltage (All Pins except XTAL1 and RESET)	0.2 V _{CC} + 0.9	V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage on XTAL 1	0.7 V _{CC}	V _{CC} + 0.5	V	
V _{IH2}	Input High Voltage on RESET	2.6	V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage		0.3 0.45 1.5	V V V	I _{OL} = 200 μA I _{OL} = 3.2 mA I _{OL} = 7 mA
V _{OH}	Output High Voltage (Standard Outputs) ⁽²⁾	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5		V V V	I _{OH} = -200 μA I _{OH} = -3.2 mA I _{OH} = -7 mA
V _{OH1}	Output High Voltage (Quasi-bidirectional Outputs) ⁽¹⁾	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5		V V V	I _{OH} = -10 μA I _{OH} = -30 μA I _{OH} = -60 μA
I _{LI}	Input Leakage Current (Std. Inputs) ⁽³⁾		±10	μA	0 < V _{IN} < V _{CC} - 0.3V
I _{LI1}	Input Leakage Current (Port 0)		+3	μA	0 < V _{IN} < V _{REF}
I _{TL}	1 to 0 Transition Current (QBD Pins) ⁽¹⁾		-800	μA	V _{IN} = 2.0V
I _{IL}	Logical 0 Input Current (QBD Pins) ⁽¹⁾		-50	μA	V _{IN} = 0.45V

DC CHARACTERISTICS (Continued)

Symbol	Description	Min	Typ(7)	Max	Units	Test Conditions
I_{IL1}	Logical 0 Input Current in Reset BHE, WR, P2.0			-850	μA	$V_{IN} = 0.45V$
I_{IL2}	Logical 0 Input Current in Reset ALE, RD, INST			-7	mA	$V_{IN} = 0.45V$
I_{IH1}	Logical 1 Input Current on NMI Pin			100	μA	$V_{IN} = 2.0V$
Hyst.	Hysteresis on RESET Pin	300			mV	
I_{CC}	Active Mode Current in Reset		50	60	mA	$XTAL1 = 16\text{ MHz}$ $V_{CC} = V_{PP} = V_{REF} = 5.5V$
I_{REF}	A/D Converter Reference Current		2	5	mA	
I_{IDLE}	Idle Mode Current		10	25	mA	
I_{CC1}	Active Mode Current		15	25	mA	$XTAL1 = 3.5\text{ MHz}$
I_{PD}	Powerdown Mode Current		5	30	μA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
R_{RST}	Reset Pullup Resistor	6K		50K	Ω	
C_S	Pin Capacitance (Any Pin to V_{SS})			10	pF	$F_{TEST} = 1.0\text{ MHz}$

NOTES: (Notes apply to all specifications)

- QBD (Quasi-bidirectional) pins include Port 1, P2.6 and P2.7.
- Standard Outputs include AD0-15, RD, WR, ALE, BHE, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.
- Standard Inputs include HSI pins, EA, READY, BUSWIDTH, NMI, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/P2.4.
- Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45V or V_{OH} is held below $V_{CC} - 0.7V$:
 - I_{OL} on Output pins: 10 mA
 - I_{OH} on quasi-bidirectional pins: self limiting
 - I_{OH} on Standard Output pins: 10 mA
- Maximum current per bus pin (data and control) during normal operation is $\pm 3.2\text{ mA}$.
- During normal (non-transient) conditions the following total current limits apply:

Port 1, P2.6	I_{OL} : 29 mA	I_{OH} is self limiting
HSO, P2.0, RXD, RESET	I_{OL} : 29 mA	I_{OH} : 26 mA
P2.5, P2.7, WR, BHE	I_{OL} : 13 mA	I_{OH} : 11 mA
AD0-AD15	I_{OL} : 52 mA	I_{OH} : 52 mA
RD, ALE, INST-CLKOUT	I_{OL} : 13 mA	I_{OH} : 13 mA
- Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and $V_{REF} = V_{CC} = 5V$.




Figure 6. I_{CC} and I_{IDLE} vs Frequency

AC CHARACTERISTICS

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 12/16$ MHz

The system must meet these specifications to work with the 87C196KB:

Symbol	Description	Min	Max	Units	Notes
T_{AVYV}	Address Valid to READY Setup		$2 T_{OSC} - 75$	ns	
T_{LYLH}	NonREADY Time	No upper limit		ns	
T_{CLYX}	READY Hold after CLKOUT Low	0	$T_{OSC} - 30$	ns	(Note 1)
T_{LLYX}	READY Hold after ALE Low	$T_{OSC} - 15$	$2 T_{OSC} - 40$	ns	(Note 1)
T_{AVGV}	Address Valid to Buswidth Setup		$2 T_{OSC} - 75$	ns	
T_{CLGX}	Buswidth Hold after CLKOUT Low	0		ns	
T_{AVDV}	Address Valid to Input Data Valid		$3 T_{OSC} - 55$	ns	(Note 2)
T_{RLDV}	\overline{RD} Active to Input Data Valid		$T_{OSC} - 23$	ns	(Note 2)
T_{CLDV}	CLKOUT Low to Input Data Valid		$T_{OSC} - 50$	ns	
T_{RHDZ}	End of \overline{RD} to Input Data Float		$T_{OSC} - 20$	ns	
T_{RXDX}	Data Hold after \overline{RD} Inactive	0		ns	

NOTES:

- If max is exceeded, additional wait states will occur.
- When using wait states, add $2 T_{OSC} \times n$ where n = number of wait states.

AC CHARACTERISTICS (Continued)Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 12/16$ MHz

The 87C196KB will meet these specifications:


Symbol	Description	Min	Max	Units	Notes
F_{XTAL}	Frequency on XTAL1 12 MHz	3.5	12.0	MHz	(Note 2)
F_{XTAL}	Frequency on XTAL1 16 MHz	3.5	16.0	MHz	(Note 2)
T_{OSC}	$1/F_{XTAL}$ 12 MHz	83.3	286	ns	
T_{OSC}	$1/F_{XTAL}$ 16 MHz	62.5	286	ns	
T_{XHCH}	XTAL1 High to CLKOUT High or Low	+20	+110	ns	
T_{CLCL}	CLKOUT Cycle Time	$2 T_{OSC}$		ns	
T_{CHCL}	CLKOUT High Period	$T_{OSC} - 10$	$T_{OSC} + 10$	ns	
T_{CLLH}	CLKOUT Falling Edge to ALE Rising	-10	+10	ns	
T_{LLCH}	ALE Falling Edge to CLKOUT Rising	-15	+15	ns	
T_{LHLH}	ALE Cycle Time	$4 T_{OSC}$		ns	(Note 3)
T_{LHLL}	ALE High Period	$T_{OSC} - 10$	$T_{OSC} + 10$	ns	
T_{AVLL}	Address Setup to ALE Falling Edge	$T_{OSC} - 20$		ns	
T_{LLAX}	Address Hold after ALE Falling Edge	$T_{OSC} - 40$		ns	
T_{LLRL}	ALE Falling Edge to \overline{RD} Falling Edge	$T_{OSC} - 35$		ns	
T_{RLCL}	\overline{RD} Low to CLKOUT Falling Edge	+4	+25	ns	
T_{RLRH}	\overline{RD} Low Period	$T_{OSC} - 5$	$T_{OSC} + 25$	ns	(Note 3)
T_{RHLH}	\overline{RD} Rising Edge to ALE Rising Edge	T_{OSC}	$T_{OSC} + 25$	ns	(Note 1)
T_{RLAZ}	\overline{RD} Low to Address Float		+5	ns	
T_{LLWL}	ALE Falling Edge to \overline{WR} Falling Edge	$T_{OSC} - 10$		ns	
T_{CLWL}	CLKOUT Low to \overline{WR} Falling Edge	0	+25	ns	
T_{QVWH}	Data Stable to \overline{WR} Rising Edge	$T_{OSC} - 23$		ns	(Note 3)
T_{CHWH}	CLKOUT High to \overline{WR} Rising Edge	-5	+15	ns	
T_{WLWH}	\overline{WR} Low Period	$T_{OSC} - 15$	$T_{OSC} + 5$	ns	(Note 3)
T_{WHQX}	Data Hold after \overline{WR} Rising Edge	$T_{OSC} - 15$		ns	
T_{WHLH}	\overline{WR} Rising Edge to ALE Rising Edge	$T_{OSC} - 15$	$T_{OSC} + 10$	ns	(Note 1)
T_{WHBX}	\overline{BHE} , INST HOLD after \overline{WR} Rising Edge	$T_{OSC} - 15$		ns	
T_{RHBX}	\overline{BHE} , INST HOLD after \overline{RD} Rising Edge	$T_{OSC} - 10$		ns	
T_{WHAX}	AD8-15 hold after \overline{WR} Rising Edge	$T_{OSC} - 30$		ns	
T_{RHAX}	AD8-15 hold after \overline{RD} Rising Edge	$T_{OSC} - 25$		ns	

NOTES:

1. Assuming back-to-back bus cycles.
2. Testing performed at 3.5 MHz, however, the device is static by design and will typically operate below 1 Hz.
3. When using wait states, all $2 T_{OSC} + n$ where n = number of wait states.




READY Timings (One Wait State)



270909-7

Buswidth Bus Timings



270909-8

HOLD/HLDA Timings


Symbol	Description	Min	Max	Units	Notes
T _{HVCH}	HOLD Setup	55		ns	(Note 1)
T _{CLHAL}	CLKOUT Low to HLDA Low		15	ns	
T _{CLBRL}	CLKOUT Low to $\overline{\text{BREQ}}$ Low		15	ns	
T _{HALAZ}	HLDA Low to Address Float		10	ns	
T _{HALBZ}	HLDA Low to $\overline{\text{BHE}}$, INST, $\overline{\text{RD}}$, $\overline{\text{WR}}$ Float		10	ns	
T _{CLHAH}	CLKOUT Low to HLDA High	-15	15	ns	
T _{CLBRH}	CLKOUT Low to $\overline{\text{BREQ}}$ High	-15	15	ns	
T _{HAHAX}	HLDA High to Address No Longer Float	-15		ns	
T _{HAHAV}	HLDA High to Address Valid	0		ns	
T _{HAHBX}	HLDA High to $\overline{\text{BHE}}$, INST, $\overline{\text{RD}}$, $\overline{\text{WR}}$ No Longer Float	-20		ns	
T _{HAHBV}	HLDA High to $\overline{\text{BHE}}$, INST, $\overline{\text{RD}}$, $\overline{\text{WR}}$ Valid	0		ns	
T _{CLLH}	CLKOUT Low to ALE High	-5	15	ns	

NOTE:

1. To guarantee recognition at next clock.

Maximum Hold Latency

Bus Cycle Type	Latency
Internal Access	1.5 States
16-Bit External Execution	2.5 States
8-Bit External	4.5 States




270909-9

EXTERNAL CLOCK DRIVE


Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Oscillator Frequency 12 MHz	3.5	12.0	MHz
$1/T_{XLXL}$	Oscillator Frequency 16 MHz	3.5	16	MHz
T_{XLXL}	Oscillator Period 12 MHz	83.3	286	ns
T_{XLXL}	Oscillator Period 16 MHz	62.5	286	ns
T_{XHXX}	High Time	21.25		ns
T_{XLXX}	Low Time	21.25		ns
T_{XLXH}	Rise Time		10	ns
T_{XHXL}	Fall Time		10	ns

EXTERNAL CLOCK DRIVE WAVEFORMS




An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications, the capacitance will not exceed 20 pF.


EXTERNAL CRYSTAL CONNECTIONS




EXTERNAL CLOCK CONNECTIONS



AC TESTING INPUT, OUTPUT WAVEFORMS



FLOAT WAVEFORMS



EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:

- H - High
- L - Low
- V - Valid
- X - No Longer Valid
- Z - Floating

Signals:

- A - Address
- B - \overline{BHE}
- BR - \overline{BREQ}
- C - CLKOUT
- D - DATA IN
- G - Buswidth
- H - \overline{HOLD}
- HA - \overline{HLDA}
- L - ALE/ \overline{ADV}
- Q - DATA OUT
- R - \overline{RD}
- W - $\overline{WR}/\overline{WRH}/\overline{WRL}$
- X - XTAL1
- Y - READY

Notes	Units	Maximum	Typical	Resolution
	Levels	1024	1024	
	Bits	10	10	
	LSBs	±3	0	
	LSBs			
	LSBs		0.25 ±0.50	
	LSBs		-0.25 ±0.50	
	LSBs	±3	0	
	LSBs	±3	1.5 ±2.5	
	LSBs	±5	> -1	
	LSBs	±1	0	
	LSBs		±0.1	
	LSBs		±0.25	
	LSBs/°C			
	LSBs/°C		0.009	
	LSBs/°C		0.009	
	LSBs/°C		0.008	
2.3	dB		-80	
2	dB		-80	
2	dB		-80	
4	Ω	1.5K	750	
	μA	3.0	0	
	ps			

NOTES:

1. An "LSB" as used here, has a value of approximately 2 mV.
2. Typical values are expected for most devices at 25°C.
3. DC to 100 KHz.
4. Multiplex Buffer-Data-Make-Overmode.
5. Resistance from device pin through internal MUX to sample capacitor.

10-BIT A/D CHARACTERISTICS

At a clock speed of 6 MHz or less, the clock prescaler should be disabled. This is accomplished by setting IOC2.4 = 1.

At higher frequencies (greater than 6 MHz) the clock prescaler should be enabled (IOC2.4 = 0) to allow the comparator to settle.

The table below shows two different clock speeds and their corresponding A/D conversion and sample times.

State times are calculated as follows:

$$\text{state time} = \frac{2}{\text{XTAL1}}$$

The converter is ratiometric, so the absolute accuracy is directly dependent on the accuracy and stability of V_{REF}. V_{REF} must be close to V_{CC} since it supplies both the resistor ladder and the digital section of the converter.

See the MCS-96 A/D Converter Quick Reference for definition of A/D terms.

Example Sample and Conversion Times

A/D Clock Prescaler	Clock Speed (MHz)	Sample Time (States)	Sample Time at Clock Speed (μs)	Conversion Time (States)	Conversion Time at Clock Speed (μs)
IOC2.4 = 0 → ON	16	15	1.875	156.5	19.6
IOC2.4 = 1 → OFF	6	8	2.667	89.5	29.8

A/D CONVERTER SPECIFICATIONS

Parameter	Typical(1)	Minimum	Maximum	Units*	Notes
Resolution		1024	1024	Levels	
		10	10	Bits	
Absolute Error		0	±3	LSBs	
Full Scale Error	0.25 ± 0.50			LSBs	
Zero Offset Error	-0.25 ± 0.50			LSBs	
Non-Linearity Error	1.5 ± 2.5	0	±3	LSBs	
Differential Non-Linearity Error		> -1	+2	LSBs	
Channel-to-Channel Matching	±0.1	0	±1	LSBs	
Repeatability	±0.25			LSBs	
Temperature Coefficients:					
Offset	0.009			LSB/°C	
Full Scale	0.009			LSB/°C	
Differential Non-Linearity	0.009			LSB/°C	
Off Isolation		-60		dB	2, 3
Feedthrough	-60			dB	2
V _{CC} Power Supply Rejection	-60			dB	2
Input Series Resistance		750	1.2K	Ω	4
DC Input Leakage		0	3.0	μA	
Sampling Capacitor	3			pF	

NOTES:

*An "LSB", as used here, has a value of approximately 5 mV.

1. Typical values are expected for most devices at 25°C.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make Guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

OTPROM SPECIFICATIONS

OTPROM PROGRAMMING OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
T_A	Ambient Temperature During Programming	20	30	C
$V_{CC}, V_{PD}, V_{REF}^{(1)}$	Supply Voltages During Programming	4.5	5.5	V
V_{EA}	Programming Mode Supply Voltage	12.50	13.0	V ⁽²⁾
V_{PP}	EPROM Programming Supply Voltage	12.50	13.0	V ⁽²⁾
$V_{SS}, \text{ANGND}^{(3)}$	Digital and Analog Ground	0	0	V
F_{OSC}	Oscillator Frequency 12 MHz	6.0	12.0	MHz
F_{OSC}	Oscillator Frequency 16 MHz	6.0	16.0	MHz

NOTES:

1. V_{CC} , V_{PD} and V_{REF} should nominally be at the same voltage during programming.
2. V_{EA} and V_{PP} must never exceed the maximum voltage for any amount of time or the device may be damaged.
3. V_{SS} and ANGND should nominally be at the same voltage (0V) during programming.

AC OTPROM PROGRAMMING CHARACTERISTICS

Symbol	Description	Min	Max	Units
T_{SHLL}	Reset High to First $\overline{\text{PALE}}$ Low	1100		T_{OSC}
T_{LLH}	$\overline{\text{PALE}}$ Pulse Width	40		T_{OSC}
T_{AVLL}	Address Setup Time	0		T_{OSC}
T_{LLAX}	Address Hold Time	50		T_{OSC}
T_{LLVL}	$\overline{\text{PALE}}$ Low to $\overline{\text{PVER}}$ Low		60	T_{OSC}
T_{PLDV}	$\overline{\text{PROG}}$ Low to Word Dump Valid		50	T_{OSC}
T_{PHDX}	Word Dump Data Hold		50	T_{OSC}
T_{DVPL}	Data Setup Time	0		T_{OSC}
T_{PLDX}	Data Hold Time	50		T_{OSC}
T_{PLPH}	$\overline{\text{PROG}}$ Pulse Width	40		T_{OSC}
T_{PHLL}	$\overline{\text{PROG}}$ High to Next $\overline{\text{PALE}}$ Low	120		T_{OSC}
T_{LHPL}	$\overline{\text{PALE}}$ High to $\overline{\text{PROG}}$ Low	220		T_{OSC}
T_{PHPL}	$\overline{\text{PROG}}$ High to Next $\overline{\text{PROG}}$ Low	120		T_{OSC}
T_{PHIL}	$\overline{\text{PROG}}$ High to $\overline{\text{AINC}}$ Low	0		T_{OSC}
T_{ILIH}	$\overline{\text{AINC}}$ Pulse Width	40		T_{OSC}
T_{ILVH}	$\overline{\text{PVER}}$ Hold after $\overline{\text{AINC}}$ Low	50		T_{OSC}
T_{ILPL}	$\overline{\text{AINC}}$ Low to $\overline{\text{PROG}}$ Low	170		T_{OSC}
T_{PHVL}	$\overline{\text{PROG}}$ High to $\overline{\text{PVER}}$ Low		90	T_{OSC}

DC OTPROM PROGRAMMING CHARACTERISTICS


Symbol	Description	Min	Max	Units
I_{PP}	V_{PP} Supply Current (When Programming)		100	mA

NOTE:


Do not apply V_{PP} until V_{CC} is stable and within specifications and the oscillator/clock has stabilized or the device may be damaged.

OTPROM PROGRAMMING WAVEFORMS


SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE



SLAVE PROGRAMMING MODE IN WORD DUMP OR DATA VERIFY MODE WITH AUTO INCREMENT



SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM MODE WITH REPEATED PROG PULSE AND AUTO INCREMENT




AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT TIMING—SHIFT REGISTER MODE

Symbol	Parameter	Min	Max	Units
T _{XLXL}	Serial Port Clock Period (BRR ≥ 8002H)	6 T _{Osc}		ns
T _{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR ≥ 8002H)	4 T _{Osc} - 50	4 T _{Osc} + 50	ns
T _{XLXL}	Serial Port Clock Period (BRR = 8001H)	4 T _{Osc}		ns
T _{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR = 8001H)	2 T _{Osc} - 50	2 T _{Osc} + 50	ns
T _{QVXH}	Output Data Setup to Clock Rising Edge	2 T _{Osc} - 50		ns
T _{XHQX}	Output Data Hold after Clock Rising Edge	2 T _{Osc} - 50		ns
T _{XHQV}	Next Output Data Valid after Clock Rising Edge		2 T _{Osc} + 50	ns
T _{DVXH}	Input Data Setup to Clock Rising Edge	T _{Osc} + 50		ns
T _{XHDX}	Input Data Hold after Clock Rising Edge	0		ns
T _{XHQZ}	Last Clock Rising to Output Float		2 T _{Osc}	ns

WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE



FUNCTIONAL DEVIATIONS

Devices marked with an "E", "F" or "G" have the following errata.

1. High Speed Inputs

The High Speed Input (HSI) has three deviations from the specifications.

NOTE:

"Events" are defined as one or more pin transitions. "Entries" are defined as the recording of one or more events.

- The resolution is nine states instead of eight states. Events occurring on the same pin more frequently than once every nine state may be lost.
- A mismatch between the nine state HSI resolution and the eight state hardware timer causes one time-tag value to be skipped every nine timer counts. Events may receive a time-tag one count later than expected.
- If the FIFO and Holding Register are empty, the first event will transfer into the Holding Register, leaving the FIFO empty again. The next event that occurs will be the first event loaded into the empty FIFO. If the first two events into an empty FIFO (not counting the Holding Register) occur coincident with each other, both are recorded as one entry with one time-tag. If the second event occurs within 9 states after the first, the events will be entered separately with time-tags at least one count apart. If the second event enters the FIFO coincident with the "skipped" time-tag situation (see B above) the time-tags will be at least two counts apart.

2. CMPL with RO

Using CMPL with register 0 can set incorrect flags. Don't use register 0 with the compare long (CMPL) instruction. Use another long word register and set it equal to zero. See tech bit MC0692.

3. Missed Interrupt on P0.7, EXTINT

Interrupts occurring on P0.7 could be missed since the INT_PEND EXTINT bit may not be set. See techbit MC0893.

REVISION HISTORY

This data sheet (270909-005) is valid for devices with an "E", "F" or "G" at the end of the top side tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following differences exist between this data sheet (270909-005) and (270909-004):

- I_{TL} MAX was $-650 \mu A$ (270909-004). Now I_{TL} MAX is $-800 \mu A$ (270909-005).
- I_{IL2} was named I_{IL1} (270909-004). Now I_{IL2} is correctly named (270909-005).
- I_{IL1} was omitted (270909-004). I_{IL1} MAX was added. I_{IL1} MAX is $-850 \mu A$ (270909-005).
- T_{LLYV} and T_{LLGV} (270909-004) were removed. These timings are not required in high-speed system designs.
- An errata was added to the known errata section. There is a possibility to miss an external interrupt on P0.7 EXTINT.

The following differences exist between this data sheet (270909-004) and (270909-003):

1. The ROM (80C196KB), and ROMless (83C196KB) were combined with this data sheet resulting in no specification differences.
2. The description of the prescaler bit for the A/D has been enhanced.
3. $T_{HAHBV\text{MIN}}$ was -15 ns (270909-003). Now $T_{HAHBV\text{MIN}}$ is -20 ns (270909-004).
4. $T_{XHqZ\text{MAX}}$ was 1 TOSC (270909-003). Now $T_{XHqZ\text{MAX}}$ is 2 TOSC (270909-004). This should have no impact on designs using synchronous serial mode 0.
5. The change indicators for the 80C196KB are "E", "F" and "G". Previously there was only one change indicator "E". The change indicator is used for tracking purposes. The change indicator is the last character in the FPO number. The FPO number is the second line on the top side of the device.

The following differences exist between (-003) and version (-002).

1. The 12 MHz and 16 MHz devices were combined in this data sheet. The 87C196KB 12 MHz only data sheet (272035-001) is now obsolete.
2. Changes were made to the format of the data sheet and the SFR descriptions were removed.
3. The -002 version of this data sheet was valid for devices marked with a "B" or a "D" at the end of the top side tracking number.
4. The OSCILLATOR errata was removed.
5. An errata was not documented in the -002 data sheet for devices marked with a "B" or a "D". This is the DIVIDE DURING HOLD/READY errata. When HOLD or READY is active and DIV/DIVB is the last instruction in the queue, the divide result may be incorrect.

6. T_{XCH} was changed from Min = 40 ns to Min = 20 ns.
7. T_{RLCL} was changed from Min = 5 ns to Min = 4 ns.
9. I_{IL1} was changed from Max = -6 mA to Max = -7 mA.
10. T_{HAHBV} was changed from Min = -10 ns to Min = -15 ns.

Differences between the -002 and -001 data sheets.

1. The -001 version of this data sheet was valid for devices marked with a "C" at the end of the top side tracking number.
2. Added 64L SDIP and 80L QFP packages.
3. Added IIH1.
4. Changed T_{CHWH} Min from -10 ns to -5 ns.
5. Changed T_{CHWH} Max from $+10$ ns to $+15$ ns.
6. Changed T_{WLWH} Min from TOSC -20 ns to TOSC -15 ns.
7. Changed T_{WHQX} Min from TOSC -10 ns to TOSC -15 ns.
8. Changed T_{WHLH} Min from TOSC -10 ns to TOSC -15 ns.
9. Changed T_{WHLH} Max from TOSC $+15$ ns to TOSC $+10$ ns.
10. Changed T_{WHBX} Min from TOSC -10 ns to TOSC -15 ns.
11. Changed T_{HVCH} Min from 85 ns to 55 ns.
12. Remove T_{HVCH} Max.
13. Changed T_{CLHAL} Min from -10 ns to -15 ns.
14. Changed T_{CLHAL} Max from 20 ns to 15 ns.
15. Changed T_{CLBRL} Min from -10 ns to -15 ns.
16. Changed T_{CLBRL} Max from 20 ns to 15 ns.
17. Changed T_{HAHAX} Min from -10 ns to -15 ns.
18. Added HSI description to Functional Deviations.
19. Added Oscillator description to Functional Deviations.

8XC198 COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER

8 Kbytes of OTPROM

- 8 Kbytes of On-Chip OTPROM or ROM
- 232 Byte Register File
- Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- 1.75 μ s 16 x 16 Multiply (16 MHz)
- 3.0 μ s 32/16 Divide (16 MHz)
- Powerdown and Idle Modes
- 16-Bit Watchdog Timer
- 8-Bit External Bus
- 16 MHz Standard
- Full Duplex Serial Port
- High Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Counter
- Pulse-Width-Modulated Output
- Four 16-Bit Software Timers
- 10-Bit A/D Converter with Sample/Hold
- Extended Temperature Available

The 8XC198 family offers low-cost entry into Intel's powerful MCS®-96 16-bit microcontroller architecture. Intel's CHMOS process provides a high performance processor along with low power consumption. To further reduce power requirements, the processor can be placed into Idle or Powerdown Mode.

The 8XC198 is the 8-bit bus version of the 8XC196KB. The prefixes mean: 80 (ROMless), 83 (ROM), 87 (OTP) One Time Programmable. The ROM and OTP are available in 8 Kbytes.

Bit, byte, word and some 32-bit operations are available on the 8XC198. With a 16 MHz oscillator a 16-bit addition takes 0.50 μ s, and the instruction times average 0.37 μ s to 1.1 μ s in typical applications.

Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or counter. Also provided on-chip are an A/D converter, serial port, watchdog timer and a pulse-width-modulated output signal.

With the commercial (standard) temperature option, operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the extended temperature range option, operational characteristics are guaranteed over the temperature range of -40°C to +85°C.

MCS®-96 is a registered trademark of Intel Corporation.




Figure 1. 87C198 Block Diagram




Figure 2. Memory Map

Figure 3. Chip Configuration (2018H)

WARNING:

Reserved memory locations must not be written or read. The contents and/or function of these locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.

The 8XC198 is available in a 52-pin PLCC package and an 80-pin QFP package. Contact your local sales office to determine the exact ordering code for the part desired.

Package Designators:

N = 52-pin PLCC

S = 80-pin QFP

Thermal Characteristics

Package Type	θ_{ja}	θ_{jc}
PLCC	40°C/W	
QFP	70°C/W	4°C/W

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operating conditions and application. See the Intel *Packaging Handbook* (Order Number 240800) for a description of Intel's thermal impedance test methodology.




Figure 4. 52-Pin PLCC Package

NOTE:

The above pinout diagram applies to the OTP (87C198) device. The OTP device uses all of the programming pins shown above. The ROM (83C198) device only uses programming pins: **AINC**, **PALE**, **PMODE.n** and **PROG**. The ROMless (80C198) doesn't use any of the programming pins.




Figure 5. 80-Pin QFP Package

NOTE:

The above pinout diagram applies to the OTP (87C198) device. The OTP device uses all of the programming pins shown above. The ROM (83C198) device only uses programming pins: **AINC**, **PALE**, **PMODE.n** and **PROG**. The ROMless (80C198) doesn't use any of the programming pins.

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (5V).
V _{SS}	The PLCC package has 5 V _{SS} pins and the QFP package has 12 V _{SS} pins. All must be connected to digital ground.
V _{REF}	Reference voltage for the A/D converter (5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} .
V _{PP}	Programming Voltage. Also, timing pin for the return from powerdown circuit.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
RESET	Reset input to and open-drain output from the chip. Input low for at least 4 state times to reset the chip. The subsequent low-to-high transition commences the 10-state Reset Sequence.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.
EA	Input for memory select (External Access). \overline{EA} equal to a TTL-high causes memory accesses to locations 2000H through 3FFFH to be directed to on-chip ROM/EPROM. \overline{EA} equal to a TTL-low causes accesses to these locations to be directed to off-chip memory.
ALE/ \overline{ADV}	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is \overline{ADV} , it goes inactive high at the end of the bus cycle. ALE/ \overline{ADV} is activated only during external memory accesses.
\overline{RD}	Read signal output to external memory. \overline{RD} is activated only during external memory reads.
\overline{WR}	Write output to external memory. \overline{WR} will go low for every external write.
READY	Ready input to lengthen external memory cycles. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available through configuration of CCR.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0	4-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins set the Programming Mode on the EPROM device.

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
Port 2	Multi-functional port. All of its pins are shared with other functions in the 80C198.
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups. Available as I/O only on the ROM and EPROM devices.
TxD	The TxD pin is used for serial port transmission in Modes 1, 2 and 3. In mode 0 the pin is used as the serial clock output.
RxD	Serial Port Receive pin used for serial port reception. In mode 0 the pin functions as input or output data.
EXTINT	A positive transition on the EXTINT pin will generate an external interrupt.
T2CLK	The T2CLK pin is the Timer2 clock input or the serial port baud rate generator input.
T2RST	A rising edge on the T2RST pin will reset Timer2.
PWM	The PWM output.
PMODE	Programming Mode Select. Determines the EPROM programming algorithm that is performed. PMODE is sampled after a chip reset and should be static while the part is operating.
SID	Slave ID Number. Used to assign each slave a pin of Port 3 or 4 to use for passing programming verification acknowledgement.
PALE	Programming ALE Input. Accepted by the 87C196KB when it is in Slave Programming Mode. Used to indicate that Ports 3 and 4 contain a command/ address.
PROG	Programming. Falling edge indicates valid data on PBUS and the beginning of programming. Rising edge indicates end of programming.
PVAL	Program Valid. This signal indicates the success or failure of programming in the Auto Programming Mode. A zero indicates successful programming.
PVER	Program Verification. Used in Slave Programming and Auto CLB Programming Modes. Signal is low after rising edge of PROG if the programming was not successful.
AINC	Auto Increment. Active low signal indicates that the auto increment mode is enabled. Auto Increment will allow reading or writing of sequential EPROM locations without address transactions across the PBUS for each read or write.
PORTS 3 and 4 (when programming)	Address/Command/Data Bus. Used to pass commands, addresses, and data to and from slave mode 87C196KBs. Used by chips in Auto Programming Mode to pass command, addresses and data to slaves. Also used in the Auto Programming Mode as a regular system bus to access external memory. Should have pullups to V _{CC} (15 k Ω).

ELECTRICAL CHARACTERISTICS**ABSOLUTE MAXIMUM RATINGS***

Ambient Temperature	
under Bias	–55°C to +125°C
Storage Temperature	–65°C to +150°C
Voltage on V _{PP} or \overline{EA} to	
V _{SS} or ANGND	–0.3V to +13.0V
Voltage on Any Other Pin to V _{SS}	–0.5V to +7.0V
Power Dissipation ⁽¹⁾	1.5W

NOTE:

1. Power dissipation is based on package heat transfer limitations, not device power consumption.

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

***WARNING:** Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

(All characteristics in this data sheet apply to these operating conditions unless otherwise noted.)

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Under Bias	0	+70	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.50	5.50	V
F _{OSC}	Oscillator Frequency 16 MHz	3.5	16	MHz

NOTE:

ANGND and V_{SS} should be nominally at the same potential.

DC CHARACTERISTICS

Symbol	Description	Min	Max	Units	Test Conditions
V _{IL}	Input Low Voltage	–0.5	0.8	V	
V _{IH}	Input High Voltage ⁽¹⁾	0.2 V _{CC} + 0.9	V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage on XTAL1	0.7 V _{CC}	V _{CC} + 0.5	V	
V _{IH2}	Input High Voltage on RESET	2.6	V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage		0.3	V	I _{OL} = 200 μ A
			0.45	V	I _{OL} = 32 mA
			1.5	V	I _{OL} = 7 mA
V _{OH}	Output High Voltage (Standard Outputs)	V _{CC} – 0.3 V _{CC} – 0.7 V _{CC} – 1.5	V	V	I _{OH} = –200 μ A
			V	V	I _{OH} = –3.2 mA
			V	V	I _{OH} = –7 mA
I _{LI}	Input Leakage Current (Std. Inputs)		±10	μ A	0 < V _{IN} < V _{CC} – 0.3V
I _{LI1}	Input Leakage Current (Port 0)		+3	μ A	0 < V _{IN} < V _{REF}
I _{LI1}	Logical 0 Input Current in Reset (ALE, RD, INST)		–6	mA	V _{IN} = 0.45 V
Hyst	Hysteresis on RESET Pin	300		mV	

NOTE:

1. All pins except RESET and XTAL1.

DC CHARACTERISTICS (Continued)

Symbol	Description	Min	Typ ⁽⁶⁾	Max	Units	Test Conditions
I _{CC}	Active Mode Current in Reset		50	60	mA	XTAL1 = 16 MHz V _{CC} = V _{PP} = V _{REF} = 5.5V
I _{REF}	A/D Converter Reference Current		2	5	mA	
I _{IDLE}	Idle Mode Current		10	25	mA	
I _{CC1}	Active Mode Current		15	25	mA	XTAL1 = 3.5 MHz
I _{PD}	Powerdown Mode Current		5	30	μA	V _{CC} = V _{PP} = V _{REF} = 5.5V
R _{RST}	Reset Pullup Resistor	6K		50K	Ω	
C _S	Pin Capacitance (Any Pin to V _{SS})			10	pF	F _{TEST} = 1.0 MHz

NOTES:

(Notes apply to all specifications)

1. Standard Outputs include AD0-15, RD, WR, ALE, INST, HSO pins, PWM/P2.5, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.

2. Standard Inputs include HSI pins, EA, READY, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/P2.4.

3. Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45V or V_{OH} is held below V_{CC} - 0.7V:

I_{OL} on Output pins: 10 mA

I_{OH} on Standard Output pins: 10 mA

4. Maximum current per bus pin (data and control) during normal operation is ±3.2 mA.

5. During normal (non-transient) conditions the following total current limits apply:

HSO, P2.0, RXD, RESET I_{OL}: 29 mA I_{OH}: 26 mA

P2.5, WR I_{OL}: 13 mA I_{OH}: 11 mA

AD0-AD15 I_{OL}: 52 mA I_{OH}: 52 mA

RD, ALE, INST I_{OL}: 13 mA I_{OH}: 13 mA

6. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and V_{REF} = V_{CC} = 5V.




Figure 8. I_{CC} and I_{IDLE} vs Frequency

AC CHARACTERISTICS


Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 12/16$ MHz

The system must meet these specifications to work with the 87C198:

Symbol	Description	Min	Max	Units	Notes
T_{AVYV}	Address Valid to Ready Setup		$2 T_{OSC} - 75$	ns	
T_{LYLH}	Non READY Time		No upper limit	ns	
T_{LLYX}	READY Hold after ALE Low	$T_{OSC} - 15$	$2 T_{OSC} - 40$	ns	(Note 1)
T_{AVDV}	Address Valid to Input Data Valid		$3 T_{OSC} - 55$	ns	(Note 2)
T_{RLDV}	\overline{RD} Active to Input Data Valid		$T_{OSC} - 23$	ns	(Note 2)
T_{RHDZ}	End of \overline{RD} to Input Data Float		$T_{OSC} - 20$	ns	
T_{RXDX}	Data Hold after \overline{RD} Inactive	0		ns	

NOTES:

1. If max is exceeded, additional wait states will occur.
2. When using wait states, add $2 T_{OSC} \times n$, where n = number of wait states.



AC CHARACTERISTICS

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 12/16$ MHz


The 87C198 will meet these specifications:


Symbol	Description	Min	Max	Units	Notes
F_{XTAL}	Frequency on XTAL1 12 MHz	3.5	12	MHz	(Note 1)
F_{XTAL}	Frequency on XTAL1 16 MHz	3.5	16	MHz	(Note 1)
T_{OSC}	$1/F_{XTAL}$ 12 MHz	83.3	286	ns	
T_{OSC}	$1/F_{XTAL}$ 16 MHz	62.5	286	ns	
T_{LHLH}	ALE Cycle Time	$4 T_{OSC}$		ns	(Note 3)
T_{LHLL}	ALE High Period	$T_{OSC} - 10$	$T_{OSC} + 10$	ns	
T_{AVLL}	Address Setup to ALE Falling Edge	$T_{OSC} - 20$		ns	
T_{LLAX}	Address Hold after ALE Falling Edge	$T_{OSC} - 40$		ns	
T_{LLRL}	ALE Falling Edge to \overline{RD} Falling Edge	$T_{OSC} - 35$		ns	
T_{RLRH}	\overline{RD} Low Period	$T_{OSC} - 5$	$T_{OSC} + 25$	ns	(Note 3)
T_{RHLH}	\overline{RD} Rising Edge to ALE Rising Edge	T_{OSC}	$T_{OSC} + 25$	ns	(Note 2)
T_{RLAZ}	\overline{RD} Low to Address Float		5	ns	
T_{LLWL}	ALE Falling Edge to \overline{WR} Falling Edge	$T_{OSC} - 10$		ns	
T_{QVWH}	Data Stable to \overline{WR} Rising Edge	$T_{OSC} - 23$		ns	(Note 3)
T_{WLWH}	\overline{WR} Low Period	$T_{OSC} - 15$	$T_{OSC} + 5$	ns	(Note 3)
T_{WHQX}	Data Hold after \overline{WR} Rising Edge	$T_{OSC} - 15$		ns	
T_{WHLH}	\overline{WR} Rising Edge to ALE Rising Edge	$T_{OSC} - 15$	$T_{OSC} + 10$	ns	(Note 2)
T_{WHBX}	INST Hold after \overline{WR} Rising Edge	$T_{OSC} - 15$		ns	
T_{LLBX}	INST Hold after ALE Rising Edge	$T_{OSC} - 10$		ns	
T_{RHBX}	INST Hold after \overline{RD} Rising Edge	$T_{OSC} - 10$		ns	
T_{WHAX}	AD8-15 Hold after \overline{WR} Rising Edge	$T_{OSC} - 30$		ns	
T_{RHAX}	AD8-15 Hold after \overline{RD} Rising Edge	$T_{OSC} - 25$		ns	

NOTES:

- Testing performed at 3.5 MHz. However, the part is static by design and will typically operate below 1 Hz.
- Assuming back-to-back bus cycles.
- When using wait states, add $2 T_{OSC} \times n$, where n = number of wait states.

System Bus Timings






EXTERNAL CLOCK DRIVE


Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Oscillator Frequency 12 MHz	3.5	12.0	MHz
$1/T_{XLXL}$	Oscillator Frequency 16 MHz	3.5	16.0	MHz
T_{XLXL}	Oscillator Period 12 MHz	83.3	286	ns
T_{XLXL}	Oscillator Period 16 MHz	62.5	286	ns
T_{XHXX}	High Time	21.25		ns
T_{XLXX}	Low Time	21.25		ns
T_{XLXH}	Rise Time		10	ns
T_{XHXL}	Fall Time		10	ns

EXTERNAL CLOCK DRIVE WAVEFORMS




An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications the capacitance will not exceed 20 pF.

EXTERNAL CRYSTAL CONNECTIONS

**NOTE:**


Keep oscillator components close to chip and use short direct traces to XTAL1, XTAL2 and VSS. When using crystals, C1 = 20 pF, C2 = 20 pF. When using ceramic resonators consult manufacturer for recommended capacitor values.

EXTERNAL CLOCK CONNECTIONS

**NOTE:**


*Required if open collector TTL driver used. Not needed if CMOS driver is used.

AC TESTING INPUT, OUTPUT WAVEFORMS



AC Testing inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0". Timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0".

FLOAT WAVEFORMS



For Timing Purposes a Port Pin is no Longer Floating when a 200 mV change from Load Voltage Occurs and Begins to Float when a 200 mV change from the Loaded V_{OH}/V_{OL} Level occurs I_{OL}/I_{OH} = ±15 mA.

EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:

- H - High
- L - Low
- V - Valid
- X - No Longer Valid
- Z - Floating

Signals:

- A - Address
- D - DATA IN
- L - ALE/ $\overline{\text{ADV}}$
- Q - DATA OUT
- R - $\overline{\text{RD}}$
- W - $\overline{\text{WR}}$
- X - XTAL1
- Y - READY

10-BIT A/D CHARACTERISTICS

At a clock speed of 6 MHz or less, the clock prescaler should be disabled. This is accomplished by setting IOC2.4 = 1.

At higher frequencies (greater than 6 MHz) the clock prescaler should be turned on (IOC2.4 = 0) to allow the comparator to settle.

The table below shows two different clock speeds and their corresponding A/D conversion and sample times.

State times are calculated as follows:

$$\text{state time} = \frac{2}{f_{\text{XTAL1}}}$$

The converter is ratiometric, so the absolute accuracy is directly dependent on the accuracy and stability of V_{REF}. V_{REF} must be close to V_{CC} since it supplies both the resistor ladder and the digital section of the converter.

See the MCS-96 A/D Converter Quick Reference for definition of A/D terms.

Example Sample and Conversion Times

A/D Clock Prescaler	Clock Speed (MHz)	Sample Time (States)	Sample Time at Clock Speed (μs)	Conversion Time (States)	Conversion Time at Clock Speed (μs)
IOC2.4 = 0 → ON	16	15	1.875	156.5	19.6
IOC2.4 = 1 → OFF	6	8	2.667	89.5	29.8

A/D CONVERTER SPECIFICATIONS

Parameter	Typical(1)	Minimum	Maximum	Units*	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	±3	LSBs	
Full Scale Error	0.25 ± 0.50			LSBs	
Zero Offset Error	-0.25 ± 0.50			LSBs	
Non-Linearity Error	1.5 ± 2.5	0	±3	LSBs	
Differential Non-Linearity Error		> -1	+2	LSBs	
Channel-to-Channel Matching	±0.1	0	±1	LSBs	
Repeatability	±0.25			LSBs	
Temperature Coefficients:					
Offset	0.009			LSB/°C	
Full Scale	0.009			LSB/°C	
Differential Non-Linearity	0.009			LSB/°C	
Off Isolation		-60		dB	2, 3
Feedthrough	-60			dB	2
V _{CC} Power Supply Rejection	-60			dB	2
Input Series Resistance		750	1.2K	Ω	4
DC Input Leakage		0	3.0	μA	
Sample Time: Prescaler On	15			States	
Prescaler Off	8			States	
Sampling Capacitor	3			pF	

NOTES:

*An "LSB", as used here, has a value of approximately 5 mV.

1. Typical values are expected for most devices at 25°C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make Guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

EPROM SPECIFICATIONS

EPROM PROGRAMMING OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
T_A	Ambient Temperature during Programming	20	30	°C
$V_{CC}, V_{PD}, V_{REF}^{(1)}$	Supply Voltages during Programming	4.5	5.5	V
V_{EA}	Programming Mode Supply Voltage	12.50	13.0	V ⁽²⁾
V_{PP}	EPROM Programming Supply Voltage	12.50	13.0	V ⁽²⁾
$V_{SS}, ANGND^{(3)}$	Digital and Analog Ground	0	0	V
F_{OSC}	Oscillator Frequency 16 MHz	6.0	16.0	MHz

NOTES:

1. V_{CC} , V_{PD} and V_{REF} should nominally be at the same voltage during programming.
2. V_{EA} and V_{PP} must never exceed the maximum voltage for any amount of time or the device may be damaged.
3. V_{SS} and $ANGND$ should nominally be at the same voltage (0V) during programming.

AC EPROM PROGRAMMING CHARACTERISTICS


Symbol	Description	Min	Max	Units
T_{SHLL}	Reset High to First \overline{PALE} Low	1100		T_{OSC}
T_{LLLH}	\overline{PALE} Pulse Width	40		T_{OSC}
T_{AVLL}	Address Setup Time	0		T_{OSC}
T_{LLAX}	Address Hold Time	50		T_{OSC}
T_{LLVL}	\overline{PALE} Low to \overline{PVER} Low		60	T_{OSC}
T_{PLDV}	\overline{PROG} Low to Word Dump Valid		50	T_{OSC}
T_{PHDX}	Word Dump Data Hold		50	T_{OSC}
T_{DVPL}	Data Setup Time	0		T_{OSC}
T_{PLDX}	Data Hold Time	50		T_{OSC}
T_{PLPH}	\overline{PROG} Pulse Width	40		T_{OSC}
T_{PHLL}	\overline{PROG} High to Next \overline{PALE} Low	120		T_{OSC}
T_{LHPL}	\overline{PALE} High to \overline{PROG} Low	220		T_{OSC}
T_{PHPL}	\overline{PROG} High to Next \overline{PROG} Low	120		T_{OSC}
T_{PHIL}	\overline{PROG} High to \overline{AINC} Low	0		T_{OSC}
T_{ILIH}	\overline{AINC} Pulse Width	40		T_{OSC}
T_{ILVH}	\overline{PVER} Hold after \overline{AINC} Low	50		T_{OSC}
T_{ILPL}	\overline{AINC} Low to \overline{PROG} Low	170		T_{OSC}
T_{PHVL}	\overline{PROG} High to \overline{PVER} Low		90	T_{OSC}

DC EPROM PROGRAMMING CHARACTERISTICS


Symbol	Description	Min	Max	Units
I_{PP}	V_{PP} Supply Current (When Programming)		100	mA

EPROM PROGRAMMING WAVEFORMS



SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE



SLAVE PROGRAMMING MODE IN WORD DUMP OR DATA VERIFY MODE WITH AUTO INCREMENT



SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM MODE WITH REPEATED PROG PULSE AND AUTO INCREMENT




AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT TIMING—SHIFT REGISTER MODE

Symbol	Parameter	Min	Max	Units
T_{XLXL}	Serial Port Clock Period ($BRR \geq 8002H$)	$6 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge ($BRR \geq 8002H$)	$4 T_{OSC} - 50$	$4 T_{OSC} + 50$	ns
T_{XLXL}	Serial Port Clock Period ($BRR = 8001H$)	$4 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge ($BRR = 8001H$)	$2 T_{OSC} - 50$	$2 T_{OSC} + 50$	ns
T_{QVXH}	Output Data Setup to Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHGX}	Output Data Hold after Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHGV}	Next Output Data Valid after Clock Rising Edge		$2 T_{OSC} + 50$	ns
T_{DVXH}	Input Data Setup to Clock Rising Edge	$T_{OSC} + 50$		ns
T_{XHDH}	Input Data Hold after Clock Rising Edge	0		ns
T_{XHGX}	Last Clock Rising to Output Float		$2 T_{OSC}$	ns

WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE



FUNCTIONAL DEVIATIONS

Devices marked with an "E", "F", or "G" have the following errata.

1. HIGH SPEED INPUTS

The High Speed Input (HSI) has three deviations from the specifications.

NOTE:

"Events" are defined as one or more pin transitions. "Entries" are defined as the recording of one or more events.

- A. The resolution is nine states instead of eight states. Events occurring on the same pin more frequently than once every nine states may be lost.
- B. A mismatch between the nine state HSI resolution and the eight state hardware timer causes one time-tag value to be skipped every nine timer counts. Events may receive a time-tag one count later than expected.
- C. If the FIFO and Holding Register are empty, the first event will transfer into the Holding Register, leaving the FIFO empty again. The next event that occurs will be the first event loaded into the empty FIFO. If the first two events into an empty FIFO (not counting the Holding Register) occur coincident with each other, both are recorded as one entry with one time-tag. If the second event occurs within 9 states after the first, the events will be entered separately with time-tags at least one count apart. If the second event enters the FIFO coincident with the "skipped" time-tag situation (see B above) the time-tags will be at least two counts apart.

2. CMPL with R0

Using CMPL with register 0 can set incorrect flags. Don't use register 0 with the compare long instruction. Use another long word register and set it equal to zero. See Techbit MC0692.

REVISION HISTORY

This data sheet (272034-003) is valid for devices marked with an "E", "F", or "G" at the end of the top side tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following differences exist between this data sheet and the previous version (-002).

1. This data sheet added the ROMless and ROM devices 80C198 and 83C198 respectively.
2. The description of the A/D converter prescaler bit was improved.

8XC196KC/8XC196KC20 COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER

87C196KC—16 Kbytes of On-Chip OTPROM
83C196KC—16 Kbytes ROM
80C196KC—ROMless

- 16 and 20 MHz Available
- 488 Byte Register RAM
- Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- Peripheral Transaction Server
- 1.4 μ s 16 x 16 Multiply (20 MHz)
- 2.4 μ s 32/16 Divide (20 MHz)
- Powerdown and Idle Modes
- Five 8-Bit I/O Ports
- 16-Bit Watchdog Timer
- Extended Temperature Available
- Dynamically Configurable 8-Bit or 16-Bit Buswidth
- Full Duplex Serial Port
- High Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Up/Down Counter with Capture
- 3 Pulse-Width-Modulated Outputs
- Four 16-Bit Software Timers
- 8- or 10-Bit A/D Converter with Sample/Hold
- HOLD/HLDA Bus Protocol
- OTPROM One-Time Programmable Version

The 80C196KC 16-bit microcontroller is a high performance member of the MCS® -96 microcontroller family. The 80C196KC is an enhanced 80C196KB device with 488 bytes RAM, 16 and 20 MHz operation and an optional 16 Kbytes of ROM/OTPROM. Intel's CHMOS III process provides a high performance processor along with low power consumption.

The 87C196KC is an 80C196KC with 16 Kbytes on-chip OTPROM. The 83C196KC is an 80C196KC with 16 Kbytes factory programmed ROM. In this document, the 80C196KC will refer to all products unless otherwise stated.

Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or up/down counter.

With the commercial (standard) temperature option, operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the extended (Express) temperature range option, operational characteristics are guaranteed over the temperature range of -40°C to +85°C. Unless otherwise noted, the specifications are the same for both options.

See the Packaging information for extended temperature designators.




Figure 1. 8XC196KC Block Diagram




Figure 2. 8XC196KC New SFR Bit (CLKOUT Disable)

PROCESS INFORMATION

This device is manufactured on PX29.5 or PX29.9, a CHMOS III process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order Number 210997.




Figure 3. The 8XC196KC Family Nomenclature

Table 1. Thermal Characteristics

Package Type	θ_{ja}	θ_{jc}
PLCC	35°C/W	13°C/W
QFP	55°C/W	16°C/W
SQFP	TBD	TBD

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel *Packaging Handbook* (order number 240800) for a description of Intel's thermal impedance test methodology.

Table 2. 8XC196KC Memory Map

Description	Address
External Memory or I/O	0FFFFH 06000H
Internal ROM/OTPROM or External Memory (Determined by \bar{EA})	5FFFH 2080H
Reserved. Must contain FFH. (Note 5)	207FH 205EH
PTS Vectors	205DH 2040H
Upper Interrupt Vectors	203FH 2030H
ROM/OTPROM Security Key	202FH 2020H
Reserved. Must contain FFH. (Note 5)	201FH 201AH
Reserved. Must Contain 20H (Note 5)	2019H
CCB	2018H
Reserved. Must contain FFH. (Note 5)	2017H 2014H
Lower Interrupt Vectors	2013H 2000H
Port 3 and Port 4 Word Addressable Only	1FFFFH 1FFEH
External Memory	1FFDH 0200H
488 Bytes Register RAM (Note 1)	01FFFH 0018H
CPU SFR's (Notes 1, 3, 4)	0017H 0000H

NOTES:

- Code executed in locations 0000H to 01FFFH will be forced external.
- Reserved memory locations must contain 0FFH unless noted.
- Reserved SFR bit locations must contain 0.
- Refer to 8XC196KC User's manual for SFR descriptions.
- WARNING:** Reserved memory locations must not be written or read. The contents and/or function of these locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.




Figure 4. 68-Lead PLCC Package





Figure 5. S8XC196KC 80-Pin QFP Package

270942-40



270942-44

Figure 6. 80-Pin SQFP Package

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (5V).
V _{SS}	Digital circuit ground (0V). There are multiple V _{SS} pins, all of which must be connected.
V _{REF}	Reference voltage for the A/D converter (5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} .
V _{PP}	Timing pin for the return from powerdown circuit. This pin also supplies the programming voltage on the EPROM device.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is 1/2 the oscillator frequency.
RESET	Reset input and open drain output.
BUSWIDTH	Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus.
NMI	A positive transition causes a vector through 203EH.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.
EA	Input for memory select (External Access). EA equal high causes memory accesses to locations 2000H through 5FFFH to be directed to on-chip ROM/EPROM. EA equal to low causes accesses to those locations to be directed to off-chip memory. Also used to enter programming mode.
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a signal to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. RD is activated only during external memory reads.
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. BHE will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being written. BHE/WRH is activated only during external memory writes.
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. When the external memory is not being used, READY has no effect.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSI.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.
Port 1	8-bit quasi-bidirectional I/O port.
Port 2	8-bit multi-functional port. All of its pins are shared with other functions in the 80C196KC. Pins 2.6 and 2.7 are quasi-bidirectional.

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups.
HOLD	Bus Hold input requesting control of the bus.
HLDA	Bus Hold acknowledge output indicating release of the bus.
BREQ	Bus Request output activated when the bus controller has a pending external memory cycle.
PMODE	Determines the EPROM programming mode.
PACT	A low signal in Auto Programming mode indicates that programming is in process. A high signal indicates programming is complete.
PVAL	A low signal in Auto Programming Mode indicates that the device programmed correctly. A high signal in Slave Programming Mode indicates the device programmed correctly.
PALE	A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates that ports 3 and 4 contain valid programming address/command information (input to slave).
PROG	A falling edge in Slave Programming Mode indicates that ports 3 and 4 contain valid programming data (input to slave).
PVER	A high signal in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly.
AINC	Auto Increment. Active low input signal indicates that the auto increment mode is enabled. Auto Increment will allow reading or writing of sequential EPROM locations without address transactions across the PBUS for each read or write.

Pin 28 and 29 are dual-bidirectional I/O ports. All of the pins are shared with other functions in the 80C196KC.	Port 1
8-bit dual-bidirectional I/O port.	Port 0
8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.	Port 0
Outputs from High-Speed Output Unit. Six HSO pins are available: HSO 0, HSO 1, HSO 2, HSO 3, HSO 4 and HSO 5. Two of them (HSO 4 and HSO 5) are shared with the HSI Unit.	HSO
Two of them (HSI 2 and HSI 3) are shared with the HSO Unit.	HSI
Inputs to High-Speed Input Unit. Four HSI pins are available: HSI 0, HSI 1, HSI 2 and HSI 3.	HSI
Ready input to lengthen external memory cycles for interfacing to slow or dynamic memory. If for bus stalling. When the external memory is not being used, READY has no effect.	READY
Read signal output to external memory. RD is activated only during external memory reads.	RD
Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write. Write Low will go low only for external writes when an even byte is being written. WR/WR _L is activated only during external memory writes.	WR/WR _L
Bus High Enable or Write High output to external memory, as selected by the CCR. BLE will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being written. BLE/WRH is activated only during external memory writes.	BLE/WRH
Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a signal to demultiplex the address from the address/data bus. When the pin is ALE, it goes inactive-high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.	ALE/ADV
Input for memory select (External Address). EA signal high causes memory accesses to locations 2000H through 5FFFH to be directed to on-chip ROM/EPROM. EA signal low causes accesses to these locations to be directed to off-chip memory. EA is used to enter programming mode.	EA

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature	
Under Bias	−55°C to +125°C
Storage Temperature	−65°C to +150°C
Voltage On Any Pin to V _{SS}	−0.5V to +7.0V(1)
Voltage from E _A or	
V _{PP} to V _{SS} or ANGND	+13.00V
Power Dissipation	1.5W(2)

NOTE:

1. This includes V_{PP} and E_A on ROM or CPU only devices.
2. Power dissipation is based on package heat transfer limitations, not device power consumption.

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

***WARNING:** Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Under Bias Commercial Temp.	0	+70	°C
T _A	Ambient Temperature Under Bias Extended Temp.	−40	+85	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.00	5.50	V
ANGND	Analog Ground Voltage	V _{SS} − 0.4	V _{SS} + 0.4	V(1)
F _{OSC}	Oscillator Frequency (8XC196KC)	8	16	MHz
F _{OSC}	Oscillator Frequency (8XC196KC20)	8	20	MHz

NOTE:

1. ANGND and V_{SS} should be nominally at the same potential.

DC CHARACTERISTICS (Over Specified Operating Conditions)

Symbol	Description	Min	Typ	Max	Units	Test Conditions
V _{IL}	Input Low Voltage	−0.5		0.8	V	
V _{IH}	Input High Voltage (Note 1)	0.2 V _{CC} + 1.0		V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage on XTAL 1	0.7 V _{CC}		V _{CC} + 0.5	V	
V _{IH2}	Input High Voltage on RESET	2.2		V _{CC} + 0.5	V	
V _{HYS}	Hysteresis on RESET	300			mV	V _{CC} = 5.0V
V _{OL}	Output Low Voltage			0.3 0.45 1.5	V	I _{OL} = 200 μA I _{OL} = 2.8 mA I _{OL} = 7 mA
V _{OL1}	Output Low Voltage in RESET on P2.5 (Note 2)			0.8	V	I _{OL} = +0.4 mA
V _{OH}	Output High Voltage (Standard Outputs)	V _{CC} − 0.3 V _{CC} − 0.7 V _{CC} − 1.5			V	I _{OH} = −200 μA I _{OH} = −3.2 mA I _{OH} = −7 mA

Symbol	Description	Min	Typ	Max	Units	Test Conditions
V _{OH1}	Output High Voltage (Quasi-bidirectional Outputs)	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5			V V V	I _{OH} = -10 μ A I _{OH} = -30 μ A I _{OH} = -60 μ A
I _{OH1}	Logical 1 Output Current in Reset. on P2.0. Do not exceed this or device may enter test modes.	-0.8			mA	V _{IH} = V _{CC} - 1.5V
I _{IL2}	Logical 0 Input Current in Reset on P2.0. Maximum current that must be sunk by external device to ensure test mode entry.			TBD	mA	V _{IN} = 0.45V
I _{IH1}	Logical 1 Input Current. Maximum current that external device must source to initiate NMI.			+200	μ A	V _{IN} = V _{CC} = 2.4V
I _{LI}	Input Leakage Current (Std. Inputs)			± 10	μ A	0 < V _{IN} < V _{CC} - 0.3V
I _{LI1}	Input Leakage Current (Port 0)			± 3	μ A	0 < V _{IN} < V _{REF}
I _{TL}	1 to 0 Transition Current (QBD Pins)			-650	μ A	V _{IN} = 2.0V
I _{IL}	Logical 0 Input Current (QBD Pins)			-70	μ A	V _{IN} = 0.45V
I _{IL1}	Ports 3 and 4 in Reset			-70	μ A	V _{IN} = 0.45V
I _{CC}	Active Mode Current in Reset (8XC196KC)		65	75	mA	XTAL1 = 16 MHz V _{CC} = V _{PP} = V _{REF} = 5.5V
I _{CC}	Active Mode Current in Reset (8XC196KC20)		80	92	mA	XTAL1 = 20 MHz V _{CC} = V _{PP} = V _{REF} = 5.5V
I _{IDLE}	Idle Mode Current (8XC196KC)		17	25	mA	XTAL1 = 16 MHz V _{CC} = V _{PP} = V _{REF} = 5.5V
I _{IDLE}	Idle Mode Current (8XC196KC20)		21	30	mA	XTAL1 = 20 MHz V _{CC} = V _{PP} = V _{REF} = 5.5V
I _{PD}	Powerdown Mode Current		8	15	μ A	V _{CC} = V _{PP} = V _{REF} = 5.5V
I _{REF}	A/D Converter Reference Current		2	5	mA	V _{CC} = V _{PP} = V _{REF} = 5.5V
R _{RST}	Reset Pullup Resistor	6K		65K	Ω	V _{CC} = 5.5V, V _{IN} = 4.0V
C _S	Pin Capacitance (Any Pin to V _{SS})			10	pF	

NOTES:

- All pins except RESET and XTAL1.
- Violating these specifications in Reset may cause the part to enter test modes.
- Commercial specifications apply to express parts except where noted.
- QBD (Quasi-bidirectional) pins include Port 1, P2.6 and P2.7.
- Standard Outputs include AD0-15, RD, WR, ALE, BHE, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.
- Standard Inputs include HSI pins, READY, BUSWIDTH, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/P2.4.
- Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45V or V_{OH} is held below V_{CC} - 0.7V:
 - I_{OL} on Output pins: 10 mA
 - I_{OH} on quasi-bidirectional pins: self limiting
 - I_{OH} on Standard Output pins: 10 mA
- Maximum current per bus pin (data and control) during normal operation is ± 3.2 mA.
- During normal (non-transient) conditions the following total current limits apply:

Port 1, P2.6	I _{OL} : 29 mA	I _{OH} is self limiting
HSO, P2.0, RXD, RESET	I _{OL} : 29 mA	I _{OH} : 26 mA
P2.5, P2.7, WR, BHE	I _{OL} : 13 mA	I _{OH} : 11 mA
AD0-AD15	I _{OL} : 52 mA	I _{OH} : 52 mA
RD, ALE, INST-CLKOUT	I _{OL} : 13 mA	I _{OH} : 13 mA




Figure 7. I_{CC} and I_{DLE} vs Frequency

AC CHARACTERISTICS

For use over specified operating conditions.

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 16 \text{ MHz}$

The system must meet these specifications to work with the 80C196KC:

Symbol	Description	Min	Max	Units	Notes
T_{AVYV}	Address Valid to READY Setup		$2 T_{OSC} - 68$	ns	
T_{YLYH}	Non READY Time	No upper limit		ns	
T_{CLYX}	READY Hold after CLKOUT Low	0	$T_{OSC} - 30$	ns	(Note 1)
T_{LLYX}	READY Hold after ALE Low	$T_{OSC} - 15$	$2 T_{OSC} - 40$	ns	(Note 1)
T_{AVGV}	Address Valid to Buswidth Setup		$2 T_{OSC} - 68$	ns	
T_{CLGX}	Buswidth Hold after CLKOUT Low	0		ns	
T_{AVDV}	Address Valid to Input Data Valid		$3 T_{OSC} - 55$	ns	(Note 2)
T_{RLDV}	\overline{RD} Active to Input Data Valid		$T_{OSC} - 22$	ns	(Note 2)
T_{CLDV}	CLKOUT Low to Input Data Valid		$T_{OSC} - 45$	ns	
T_{RHDZ}	End of \overline{RD} to Input Data Float		T_{OSC}	ns	
T_{RXDX}	Data Hold after \overline{RD} Inactive	0		ns	

NOTES:

- If max is exceeded, additional wait states will occur.
- If wait states are used, add $2 T_{OSC} * N$, where N = number of wait states.

AC CHARACTERISTICS (Continued)

For user over specified operating conditions.

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 16$ MHz


The 80C196KC will meet these specifications:

Symbol	Description	Min	Max	Units	Notes
F _{XTAL}	Frequency on XTAL1 (8XC196KC)	8	16	MHz	(Note 1)
F _{XTAL}	Frequency on XTAL1 (8XC196KC20)	8	20	MHz	(Note 1)
T _{OSC}	1/F _{XTAL} (8XC196KC)	62.5	125	ns	
T _{OSC}	1/F _{XTAL} (8XC196KC20)	50	125	ns	
T _{XHCH}	XTAL1 High to CLKOUT High or Low	+20	+110	ns	
T _{CLCL}	CLKOUT Cycle Time	2 T _{OSC}		ns	
T _{CHCL}	CLKOUT High Period	T _{OSC} - 10	T _{OSC} + 15	ns	
T _{CLLH}	CLKOUT Falling Edge to ALE Rising	-5	+15	ns	
T _{LLCH}	ALE Falling Edge to CLKOUT Rising	-20	+15	ns	
T _{LHLH}	ALE Cycle Time	4 T _{OSC}		ns	(Note 4)
T _{LHLL}	ALE High Period	T _{OSC} - 10	T _{OSC} + 10	ns	
T _{AVLL}	Address Setup to ALE Falling Edge	T _{OSC} - 15			
T _{LLAX}	Address Hold after ALE Falling Edge	T _{OSC} - 35		ns	
T _{LLRL}	ALE Falling Edge to \overline{RD} Falling Edge	T _{OSC} - 30		ns	
T _{RLCL}	\overline{RD} Low to CLKOUT Falling Edge	+4	+30	ns	
T _{RLRH}	\overline{RD} Low Period	T _{OSC} - 5		ns	(Note 4)
T _{RHLH}	\overline{RD} Rising Edge to ALE Rising Edge	T _{OSC}	T _{OSC} + 25	ns	(Note 2)
T _{RLAZ}	\overline{RD} Low to Address Float		+5	ns	
T _{LLWL}	ALE Falling Edge to \overline{WR} Falling Edge	T _{OSC} - 10		ns	
T _{CLWL}	CLKOUT Low to \overline{WR} Falling Edge	0	+25	ns	
T _{QVWH}	Data Stable to \overline{WR} Rising Edge	T _{OSC} - 23			(Note 4)
T _{CHWH}	CLKOUT High to \overline{WR} Rising Edge	-5	+15	ns	
T _{WLWH}	\overline{WR} Low Period	T _{OSC} - 20		ns	(Note 4)
T _{WHQX}	Data Hold after \overline{WR} Rising Edge	T _{OSC} - 25		ns	
T _{WHLH}	\overline{WR} Rising Edge to ALE Rising Edge	T _{OSC} - 10	T _{OSC} + 15	ns	(Note 2)
T _{WHBX}	\overline{BHE} , INST after \overline{WR} Rising Edge	T _{OSC} - 10		ns	
T _{WHAX}	AD8-15 HOLD after \overline{WR} Rising	T _{OSC} - 30		ns	(Note 3)
T _{RHBX}	\overline{BHE} , INST after \overline{RD} Rising Edge	T _{OSC} - 10		ns	
T _{RHAX}	AD8-15 HOLD after \overline{RD} Rising	T _{OSC} - 25		ns	(Note 3)


NOTES:

1. Testing performed at 8 MHz. However, the device is static by design and will typically operate below 1 Hz.
2. Assuming back-to-back bus cycles.
3. 8-Bit bus only.
4. If wait states are used, add 2 T_{OSC} * N, where N = number of wait states.

System Bus Timings




READY Timings (One Wait State)



270942-20

Buswidth Timings



270942-35

HOLD/HLDA Timings

Symbol	Description	Min	Max	Units	Notes
T _{HVCH}	HOLD Setup	+ 55		ns	(Note 1)
T _{CLHAL}	CLKOUT Low to HLDA Low	- 15	+ 15	ns	
T _{CLBRL}	CLKOUT Low to BREQ Low	- 15	+ 15	ns	
T _{HALAZ}	HLDA Low to Address Float		+ 15	ns	
T _{HALBZ}	HLDA Low to BHE, INST, RD, WR Weakly Driven		+ 20	ns	
T _{CLHAH}	CLKOUT Low to HLDA High	- 15	+ 15	ns	
T _{CLBRH}	CLKOUT Low to BREQ High	- 15	+ 15	ns	
T _{HAHAX}	HLDA High to Address No Longer Float	- 15		ns	
T _{HAHBV}	HLDA High to BHE, INST, RD, WR Valid	- 10	+ 15	ns	
T _{CLLH}	CLKOUT Low to ALE High	- 5	+ 15	ns	

NOTE:

1. To guarantee recognition at next clock.


DC SPECIFICATIONS IN HOLD

Description	Min	Max	Units
Weak Pullups on ADV, RD, WR, WRL, BHE	50K	250K	V _{CC} = 5.5V, V _{IN} = 0.45V
Weak Pulldowns on ALE, INST	10K	50K	V _{CC} = 5.5V, V _{IN} = 2.4

Bus Cycle Type	Internal Execution
1-3 States	16-Bit External Execution
2-5 States	8-Bit External Execution
4-5 States	

EXTERNAL CLOCK DRIVE (8XC196KC)

Symbol	Parameter	Min	Max	Units
T _{CLK}	Clock Frequency	8	16.0	MHz
T _{CLK}	Clock Period	62.5	125	ns
T _{CLK}	High Time	50		ns
T _{CLK}	Low Time	50		ns
T _{CLK}	Rise Time	10		ns
T _{CLK}	Fall Time	10		ns



270942-36

Maximum Hold Latency

Bus Cycle Type	
Internal Execution	1.5 States
16-Bit External Execution	2.5 States
8-Bit External Execution	4.5 States


EXTERNAL CLOCK DRIVE (8XC196KC)

Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Oscillator Frequency	8	16.0	MHz
T_{XLXL}	Oscillator Period	62.5	125	ns
T_{XHXX}	High Time	20		ns
T_{XLXX}	Low Time	20		ns
T_{XLXH}	Rise Time		10	ns
T_{XHXL}	Fall Time		10	ns


EXTERNAL CLOCK DRIVE (8XC196KC20)

Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Oscillator Frequency	8	20.0	MHz
T_{XLXL}	Oscillator Period	50	125	ns
T_{XHXX}	High Time	17		ns
T_{XLXX}	Low Time	17		ns
T_{XLXH}	Rise Time		8	ns
T_{XHXL}	Fall Time		8	ns

EXTERNAL CLOCK DRIVE WAVEFORMS




EXTERNAL CRYSTAL CONNECTIONS



NOTE:

Keep oscillator components close to chip and use short, direct traces to XTAL1, XTAL2 and V_{SS}. When using crystals, C1 = C2 ≈ 20 pF. When using ceramic resonators, consult manufacturer for recommended circuitry.


EXTERNAL CLOCK CONNECTIONS



NOTE:


*Required if TTL driver is used.
Not needed if CMOS driver is used.

AC TESTING INPUT, OUTPUT WAVEFORMS



AC Testing inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0". Timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0".

FLOAT WAVEFORMS



For Timing Purposes a Port Pin is no Longer Floating when a 150 mV change from Load Voltage Occurs and Begins to Float when a 150 mV change from the Loaded V_{OH}/V_{OL} Level occurs; I_{OL}/I_{OH} = ±15 mA.

EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:

H— High
L— Low
V— Valid
X— No Longer Valid
Z— Floating

Signals:

A— Address
B— BHE
C— CLKOUT
D— DATA
G— Buswidth
H— HOLD
HA— HLDA

L— ALE/AD \overline{V}

BR— BREQ

R— RD

W— WR/WRH/WRL

X— XTAL1

Y— READY

Q— Data Out


AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT TIMING—SHIFT REGISTER MODE (MODE 0)

Symbol	Parameter	Min	Max	Units
T_{XLXL}	Serial Port Clock Period ($BRR \geq 8002H$)	$6 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge ($BRR \geq 8002H$)	$4 T_{OSC} - 50$	$4 T_{OSC} + 50$	ns
\overline{T}_{XLXL}	Serial Port Clock Period ($BRR = 8001H$)	$4 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge ($BRR = 8001H$)	$2 T_{OSC} - 50$	$2 T_{OSC} + 50$	ns
T_{QVXH}	Output Data Setup to Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHGX}	Output Data Hold after Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHGV}	Next Output Data Valid after Clock Rising Edge		$2 T_{OSC} + 50$	ns
T_{DVXH}	Input Data Setup to Clock Rising Edge	$T_{OSC} + 50$		ns
T_{XHDH}	Input Data Hold after Clock Rising Edge	0		ns
T_{XHGX}	Last Clock Rising to Output Float		$1 T_{OSC}$	ns

WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE (MODE 0)



A to D CHARACTERISTICS

The A/D converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of V_{REF} .

10-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T_A	Ambient Temperature Commercial Temp.	0	+70	°C
T_A	Ambient Temperature Extended Temp.	-40	+85	°C
V_{CC}	Digital Supply Voltage	4.50	5.50	V
V_{REF}	Analog Supply Voltage	4.00	5.50	V
T_{SAM}	Sample Time	1.0		$\mu s^{(1)}$
T_{CONV}	Conversion Time	10	20	$\mu s^{(1)}$
F_{OSC}	Oscillator Frequency (8XC196KC)	8.0	16.0	MHz
F_{OSC}	Oscillator Frequency (8XC196KC20)	8.0	20.0	MHz

NOTE:

ANGND and V_{SS} should nominally be at the same potential, 0.00V.

1. The value of AD_TIME is selected to meet these specifications.

10-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

Parameter	Typical ⁽¹⁾	Minimum	Maximum	Units*	Notes
Resolution		1024	1024	Levels	
		10	10	Bits	
Absolute Error		0	± 3	LSBs	
Full Scale Error	0.25 ± 0.5			LSBs	
Zero Offset Error	0.25 ± 0.5			LSBs	
Non-Linearity	1.0 ± 2.0	0	± 3	LSBs	
Differential Non-Linearity Error		> -1	+2	LSBs	
Channel-to-Channel Matching	± 0.1	0	± 1	LSBs	
Repeatability	± 0.25			LSBs	
Temperature Coefficients:					
Offset	0.009			LSB/°C	
Full Scale	0.009			LSB/°C	
Differential Non-Linearity	0.009			LSB/°C	
Off Isolation		-60		dB	1, 2
Feedthrough	-60			dB	1
V_{CC} Power Supply Rejection	-60			dB	1
Input Series Resistance		750	1.2K	Ω	4
Voltage on Analog Input Pin		ANGND - 0.5	$V_{REF} + 0.5$	V	5, 6
DC Input Leakage		0	± 3.0	μA	
Sampling Capacitor	3			pF	

NOTES:

*An "LSB" as used here has a value of approximately 5 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make is guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

5. These values may be exceeded if the pin current is limited to ± 2 mA.

6. Applying voltages beyond these specifications will degrade the accuracy of all channels being converted.

7. All conversions performed with processor in IDLE mode.

8-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Commercial Temp.	0	+70	°C
T _A	Ambient Temperature Extended Temp.	-40	+85	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.00	5.50	V
T _{SAM}	Sample Time	1.0		μs(1)
T _{CONV}	Conversion Time	7	20	μs(1)
F _{OSC}	Oscillator Frequency (8XC196KC)	8.0	16.0	MHz
F _{OSC}	Oscillator Frequency (8XC196KC20)	8.0	20.0	MHz

NOTE:

ANGND and V_{SS} should nominally be at the same potential, 0.00V.

1. The value of AD_TIME is selected to meet these specifications.

8-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

Parameter	Typical	Minimum	Maximum	Units*	Notes
Resolution		256 8	256 8	Levels Bits	
Absolute Error		0	±1	LSBs	
Full Scale Error	±0.5			LSBs	
Zero Offset Error	±0.5			LSBs	
Non-Linearity		0	±1	LSBs	
Differential Non-Linearity Error		> -1	+1	LSBs	
Channel-to-Channel Matching			±1	LSBs	
Repeatability	±0.25			LSBs	
Temperature Coefficients:					
Offset	0.003			LSB/°C	
Full Scale	0.003			LSB/°C	
Differential Non-Linearity	0.003			LSB/°C	
Off Isolation		-60		dB	2, 3
Feedthrough	-60			dB	2
V _{CC} Power Supply Rejection	-60			dB	2
Input Series Resistance		750	1.2K	Ωs	4
Voltage on Analog Input Pin		V _{SS} - 0.5	V _{REF} + 0.5	V	5, 6
DC Input Leakage		0	±3.0	μA	
Sampling Capacitor	3			pF	

NOTES:

*An "LSB" as used here has a value of approximately 20 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make is guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

5. These values may be exceeded if pin current is limited to ±2 mA.

6. Applying voltages beyond these specifications will degrade the accuracy of all channels being converted.

7. All conversions performed with processor in IDLE mode.

EPROM SPECIFICATIONS

OPERATING CONDITIONS DURING PROGRAMMING

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature During Programming	20	30	C
V _{CC}	Supply Voltage During Programming	4.5	5.5	V(1)
V _{REF}	Reference Supply Voltage During Programming	4.5	5.5	V(1)
V _{PP}	Programming Voltage	12.25	12.75	V(2)
V _{EA}	EA Pin Voltage	12.25	12.75	V(2)
F _{OSC}	Oscillator Frequency During Auto and Slave Mode Programming	6.0	8.0	MHz
F _{OSC}	Oscillator Frequency During Run-Time Programming (8XC196KC)	6.0	16.0	MHz
F _{OSC}	Oscillator Frequency During Run-Time Programming (8XC196KC20)	6.0	20.0	MHz

NOTES:

1. V_{CC} and V_{REF} should nominally be at the same voltage during programming.
2. V_{PP} and V_{EA} must never exceed the maximum specification, or the device may be damaged.
3. V_{SS} and ANGND should nominally be at the same potential (0V).
4. Load capacitance during Auto and Slave Mode programming = 150 pF.

AC EPROM PROGRAMMING CHARACTERISTICS

Symbol	Description	Min	Max	Units
T _{SHLL}	Reset High to First $\overline{\text{PALE}}$ Low	1100		T _{OSC}
T _{LLH}	$\overline{\text{PALE}}$ Pulse Width	50		T _{OSC}
T _{AVLL}	Address Setup Time	0		T _{OSC}
T _{LLAX}	Address Hold Time	100		T _{OSC}
T _{PLDV}	$\overline{\text{PROG}}$ Low to Word Dump Valid		50	T _{OSC}
T _{PHDX}	Word Dump Data Hold		50	T _{OSC}
T _{DVPL}	Data Setup Time	0		T _{OSC}
T _{PLDX}	Data Hold Time	400		T _{OSC}
T _{PLPH} ⁽¹⁾	$\overline{\text{PROG}}$ Pulse Width	50		T _{OSC}
T _{PHLL}	$\overline{\text{PROG}}$ High to Next $\overline{\text{PALE}}$ Low	220		T _{OSC}
T _{LHPL}	$\overline{\text{PALE}}$ High to $\overline{\text{PROG}}$ Low	220		T _{OSC}
T _{PHPL}	$\overline{\text{PROG}}$ High to Next $\overline{\text{PROG}}$ Low	220		T _{OSC}
T _{PHIL}	$\overline{\text{PROG}}$ High to AINC Low	0		T _{OSC}
T _{ILIH}	$\overline{\text{AINC}}$ Pulse Width	240		T _{OSC}
T _{ILVH}	PVER Hold after $\overline{\text{AINC}}$ Low	50		T _{OSC}
T _{ILPL}	$\overline{\text{AINC}}$ Low to $\overline{\text{PROG}}$ Low	170		T _{OSC}
T _{PHVL}	$\overline{\text{PROG}}$ High to PVER Valid		220	T _{OSC}

NOTE:

1. This specification is for the Word Dump Mode. For programming pulses, use the Modified Quick Pulse Algorithm. See user's manual for further information.

DC EPROM PROGRAMMING CHARACTERISTICS


Symbol	Description	Min	Max	Units
I_{PP}	V_{PP} Supply Current (When Programming)		100	mA

NOTE:


Do not apply V_{PP} until V_{CC} is stable and within specifications and the oscillator/clock has stabilized or the device may be damaged.

EPROM PROGRAMMING WAVEFORMS


SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE



SLAVE PROGRAMMING MODE IN WORD DUMP WITH AUTO INCREMENT



SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM WITH REPEATED PROG PULSE AND AUTO INCREMENT



8XC196KB TO 8XC196KC DESIGN CONSIDERATIONS

1. Memory Map. The 8XC196KC has 512 bytes of RAM/SFRs and an optional 16K of ROM/OTPROM. The extra 256 bytes of RAM will reside in locations 100H-1FFH and the extra 8K of ROM/OTPROM will reside in locations 4000H-5FFFH. These locations are external memory on the 8XC196KB.
2. The CDE pin on the KB has become a V_{SS} pin on the KC to support 16/20 MHz operation.
3. EPROM programming. The 8XC196KC has a different programming algorithm to support 16K of on-board memory. When performing Run-Time Programming, use the section of code in the 8XC196KC User's Guide.

4. ONCE Mode Entry. The ONCE mode is entered on the 8XC196KC by driving the TXD pin low on the rising edge of RESET. The TXD pin is held high by a pullup that is specified by I_{OH1}. This Pullup must not be overridden or the 8XC196KC will enter the ONCE mode.
5. During the bus HOLD state, the 8XC196KC weakly holds RD, WR, ALE, BHE and INST in their inactive states. The 8XC196KB only holds ALE in its inactive state.
6. A RESET pulse from the 8XC196KC is 16 states rather than 4 states as on the 8XC196KB (i.e., a watchdog timer overflow). This provides a longer RESET pulse for other devices in the system.

8XC196KC ERRATA

1. Missed EXTINT on P0.7.

The 8XC196KC20 could possibly miss an EXTINT on P0.7. See techbit MC0893.

DATA SHEET REVISION HISTORY

This data sheet is valid for devices with a "H", "L" or "M" at the end of the topside tracking number. The topside tracking number consists of nine characters and is the second line on the top side of the device. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following are important differences between the 270942-002 and 270942-004 data sheets:

1. NMI during PTS, QBD port glitch and Divide HOLD/READY erratas were fixed and have been removed from the data sheet. The HSI errata is also removed as this is now considered normal operation.
2. Combined 16 and 20 MHz data sheets. Data sheet 270924-001 (20 MHz) is now obsolete.
3. Added 80-lead SQFP package pinout.
4. Added documentation for CLKOUT disable bit.
5. θ_{JA} for QFP package was changed to 55°C/W from 42°C/W.
6. θ_{JC} for QFP package was changed to 16°C/W from TBD°C/W.
7. T_{SAM} (MIN) in 10-bit mode was changed to 1.0 μ s from 3.0 μ s.
8. T_{SAM} (MIN) in 8-bit mode was changed to 1.0 μ s from 2.0 μ s.
9. I_{IL1} specification for port 2.0 was renamed I_{IL2} .
10. I_{IL2} (MAX) is changed to TBD from - 6 mA.
11. I_{IH1} (MAX) is changed to + 200 μ A from + 100 μ A.
12. I_{IH1} test condition changes to $V_{IN} = 2.4V$ from $V_{IN} = 5.5V$.
13. V_{HYS} is changed to 300 mV from 150 mV.
14. I_{CC} (TYP) at 16 MHz is changed to 65 mA from 50 mA.
15. I_{CC} (MAX) at 16 MHz is changed to 75 mA from 70 mA.
16. I_{CC} (TYP) at 20 MHz is changed to 80 mA from 60 mA.
17. I_{CC} (MAX) at 20 MHz is changed to 92 mA from 86 mA.
18. I_{IDLE} (TYP) at 16 MHz is changed to 17 mA from 15 mA.
19. I_{IDLE} (MAX) at 16 MHz is changed to 25 mA from 30 mA.
20. I_{IDLE} (TYP) at 20 MHz is changed to 21 mA from 15 mA.
21. I_{IDLE} (MAX) at 20 MHz is changed to 30 mA from 35 mA.
22. I_{PD} (TYP) at 16 MHz is changed to 8 μ A from 15 μ A.
23. I_{PD} (MAX) at 16 MHz is changed to 15 μ A from TBD.
24. I_{PD} (TYP) at 20 MHz is changed to 8 μ A from 18 μ A.
25. I_{PD} (MAX) at 20 MHz is changed to 15 μ A from TBD.
26. T_{CLDV} (MAX) is changed to $T_{OSC} - 45$ ns from $T_{OSC} - 50$ ns.
27. T_{LLAX} (MIN) is changed to $T_{OSC} - 35$ ns from $T_{OSC} - 40$ ns.
28. T_{CHWH} (MIN) is changed to - 5 ns from - 10 ns.
29. T_{RHAX} (MIN) is changed to $T_{OSC} - 25$ ns from $T_{OSC} - 30$ ns.
30. T_{HALAZ} (MAX) is changed to + 15 ns from + 10 ns.
31. T_{HALBZ} (MAX) is changed to + 20 ns from + 15 ns.
32. T_{HAHBV} (MAX) is now specified at + 15 ns, was formerly unspecified.
33. The T_{LLYV} and T_{LLGV} specifications were removed. These specifications are not required in high-speed systems designs.
34. Added EXTINT, P0.7 errata to Errata section.

The following are the important differences between the -001 and -002 versions of data sheet 270942.

1. Express and Commercial devices are combined into one data sheet. The Express only data sheet 270794-001 is obsolete.
2. Removed KB/KC feature set differences, pin definition table, and SFR locations and bitmaps.
3. Added programming pin function to package drawings and pin descriptions.
4. Changed absolute maximum temperature under bias from 0°C to +70°C to -55°C to +125°C.
5. Replaced V_{OH2} specification with I_{OH1} and I_{IL1} specifications.
6. Added I_{IH1} specification for NMI pulldown resistors.
7. Added maximum hold latency table.
8. Added external oscillator and external clock circuit drawings.
9. Changed Clock Drive T_{XHXX} and T_{XLXX} Min spec to 20 ns.
10. Fixed Serial Port T_{XLXH} specification.
11. Added 8- and 10-bit mode A/D operating conditions tables.
12. Specified operating range for sample and convert times.
13. Added specification for voltage on analog input pin.
14. Put operating conditions for EPROM programming into tabular format.

The following differences exist between data sheet 270942-001 and 270741-003.

1. ONCE MODE V_{IL} errata removed.
2. V_{REF} Min changed from 4.5V to 4.0V.

The following differences exist between the -002 and -003 versions of data sheet 270741.

1. 80-Pin QFP package added, 68-pin Cerquad package deleted.
2. The following DC Characteristics were added:
 V_{HYS} RESET Hysteresis spec added
 I_{IL1} , AD BUS in RESET current Max added

3. The following AC Characteristics were changed:
 - T_{AVV} Max from 2T_{OSC}-75 to 2T_{OSC}-68
 - T_{AVG} Max from 2T_{OSC}-75 to 2T_{OSC}-68
 - T_{WLW} Min from T_{OSC}-30 to T_{OSC}-20
 - T_{XCH} Min changed from 30 ns to 20 ns
 - T_{HALB} Max changed from 10 ns to 15 ns
4. Under 10-bit A/D Characteristics:
 - Sample Time/Convert Time Testing Conditions added.
 - Typical values added for Full Scale Error, Zero Offset Error, Non-Linearity and Channel-to-Channel Matching.
 - Max Absolute Error changed from ± 8 to ± 3 LSBs
 - Max Non-Linearity changed from ± 8 to ± 3 LSBs
5. Under 8-bit Mode A/D Characteristics:
 - Max Absolute Error changed from ± 2 to ± 1 LSBs
 - Max Non-Linearity changed from ± 2 to ± 1 LSBs
 - Typical Full Scale Error changed from ± 1 to ± 0.5 LSBs
 - Typical Zero Offset Error changed from ± 2 to ± 0.5 LSBs
6. The minimum frequency at which the device is tested was changed to 8.0 MHz from 3.5 MHz. Thus, data sheet specifications are guaranteed from 8 MHz to 16 MHz. However, the device is static and will function below 1 Hz.
7. The T2CONTROL (T2CNTC) SFR was renamed IOC3.
8. ONCE MODE V_{IL} errata added. Other errata removed.
9. The A-Step device corresponding to data sheet 270741-002 had bits IOC1.4 and IOC1.6 reversed. The problem was corrected in the B-1 Step device corresponding to data sheet 270741-003.

The following are the important differences between the -001 and -002 versions of data sheet 270741. Please review this revision history carefully.

1. The 83C196KC (ROM) was added to the product line.
2. The OTP version of the EPROM was added to the product line.
3. $\overline{\text{HOLD}}/\overline{\text{HLDA}}$ Specifications were added.
4. The I_{OL} test condition on V_{OL1} has changed to -0.5 mA from -0.4 mA.
5. The I_{OH} test condition V_{OH2} has changed to 0.8 mA from 1.4 mA.
6. BMOV_i errata was added.
7. Errata was added for the HSI resolution and first event anomalies.
8. Errata was added for the serial port Framing Error anomaly.

8XC196KD/8XC196KD20 COMMERCIAL CHMOS MICROCONTROLLER


87C196KD—32 Kbytes of On-Chip OTPROM

- 16 MHz and 20 MHz Available
- 1000 Byte Register RAM
- Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- Peripheral Transaction Server
- 1.4 μ s 16 x 16 Multiply (20 MHz)
- 2.4 μ s 32/16 Divide (20 MHz)
- Powerdown and Idle Modes
- Five 8-Bit I/O Ports
- 16-Bit Watchdog Timer
- Dynamically Configurable 8-Bit or 16-Bit Buswidth
- Full Duplex Serial Port
- High Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Up/Down Counter with Capture
- 3 Pulse-Width-Modulated Outputs
- Four 16-Bit Software Timers
- 8- or 10-Bit A/D Converter with Sample/Hold
- HOLD/HLDA Bus Protocol
- OTP One-Time Programmable Version

The 8XC196KD 16-bit microcontroller is a high performance member of the MCS®-96 microcontroller family. The 8XC196KD is an enhanced 80C196KC device with 1000 bytes RAM, 16 MHz operation and an optional 32 Kbytes of ROM/EPROM. Intel's CHMOS III-E process provides a high performance processor along with low power consumption.

The 8XC196KD has a maximum guaranteed frequency of 16 MHz. The 8XC196KD20 has a maximum guaranteed frequency of 20 MHz. Unless otherwise noted, all references to the 8XC196KD also refer to the 8XC196KD20.

Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or up/down counter.



MCS® -96 is a registered trademark of Intel Corporation.





Figure 1. 8XC196KD Block Diagram

87C196KD ENHANCED FEATURE SET OVER THE 87C196KC

1. The 87C196KD has twice the RAM and twice the OTPROM space of the 87C196KC.
2. The vertical windowing scheme has been extended to allow all 1000 bytes of register RAM to be windowed into the lower register file.
3. A CLKOUT disable bit has been added to the IOC3 SFR. This can be used to reduce noise in systems not requiring the CLKOUT signal.

IOC3 (0CH HWIN1 READ/WRITE)



272145-2

NOTE:

*RSV—Reserved bits must be = 0

Figure 2. 87C196KD New SFR Bit (CLKOUT Disable)

8XC196KD VERTICAL WINDOWING MAP

Table 1. 128-Byte Windows

Address to Remap	Device Series	WSR Contents
0380H	KD	X001 0111B = 17H
0300H	KD	X001 0110B = 16H
0280H	KD	X001 0101B = 15H
0200H	KD	X001 0100B = 14H
0180H	KC, KD	X001 0011B = 13H
0100H	KC, KD	X001 0010B = 12H
0080H	KC, KD	X001 0001B = 11H
0000H	KC, KD	X001 0000B = 10H

Window in Lower Register File: 80H–FFH

Table 2. 64-Byte Windows

Address to Remap	Device Series	WSR Contents
03C0H	KD	X010 1111B = 2FH
0380H	KD	X010 1110B = 2EH
0340H	KD	X010 1101B = 2DH
0300H	KD	X010 1100B = 2CH
02C0H	KD	X010 1011B = 2BH
0280H	KD	X010 1010B = 2AH
0240H	KD	X010 1001B = 29H
0200H	KD	X010 1000B = 28H
01C0H	KC, KD	X010 0111B = 27H
0180H	KC, KD	X010 0110B = 26H
0140H	KC, KD	X010 0101B = 25H
0100H	KC, KD	X010 0100B = 24H
00C0H	KC, KD	X010 0011B = 23H
0080H	KC, KD	X010 0010B = 22H
0040H	KC, KD	X010 0001B = 21H
0000H	KC, KD	X010 0000B = 20H

Window in Lower Register File: C0H–FFH

Table 3. 32-Byte Windows

Address to Remap	Device Series	WSR Contents
03E0H	KD	X101 1111B = 5FH
03C0H	KD	X101 1110B = 5EH
03A0H	KD	X101 1101B = 5DH
0380H	KD	X101 1100B = 5CH
0360H	KD	X101 1011B = 5BH
0340H	KD	X101 1010B = 5AH
0320H	KD	X101 1001B = 59H
0300H	KD	X101 1000B = 58H
02E0H	KD	X101 0111B = 57H
02C0H	KD	X101 0110B = 56H
02A0H	KD	X101 0101B = 55H
0280H	KD	X101 0100B = 54H
0260H	KD	X101 0011B = 53H
0240H	KD	X101 0010B = 52H
0220H	KD	X101 0001B = 51H
0200H	KD	X101 0000B = 50H
01E0H	KC, KD	X100 1111B = 4FH
01C0H	KC, KD	X100 1110B = 4EH
01A0H	KC, KD	X100 1101B = 4DH
0180H	KC, KD	X100 1100B = 4CH
0160H	KC, KD	X100 1011B = 4BH
0140H	KC, KD	X100 1010B = 4AH
0120H	KC, KD	X100 1001B = 49H
0100H	KC, KD	X100 1000B = 48H
00E0H	KC, KD	X100 0111B = 47H
00C0H	KC, KD	X100 0110B = 46H
00A0H	KC, KD	X100 0101B = 45H
0080H	KC, KD	X100 0100B = 44H
0060H	KC, KD	X100 0011B = 43H
0040H	KC, KD	X100 0010B = 42H
0020H	KC, KD	X100 0001B = 41H
0000H	KC, KD	X100 0000B = 40H

Window in Lower Register File: E0H–FFH

PROCESS INFORMATION

This device is manufactured on PX29.5, a CMOS III-E process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order Number 210997.




Figure 3. The 8XC196KD Family Nomenclature

Table 4. Thermal Characteristics

Package Type	θ_{ja}	θ_{jc}
PLCC	35°C/W	13°C/W
QFP	56°C/W	12°C/W
SQFP	TBD	TBD

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel *Packaging Handbook* (order number 240800) for a description of Intel's thermal impedance test methodology.

Table 5. 8XC196KD Memory Map

Description	Address
External Memory or I/O	0FFFFH 0A000H
Internal ROM/EPROM or External Memory (Determined by \overline{EA})	9FFFH 2080H
Reserved. Must contain FFH. (Note 5)	207FH 205EH
PTS Vectors	205DH 2040H
Upper Interrupt Vectors	203FH 2030H
ROM/EPROM Security Key	202FH 2020H
Reserved. Must contain FFH. (Note 5)	201FH 201AH
Reserved. Must Contain 20H (Note 5)	2019H
CCB	2018H
Reserved. Must contain FFH. (Note 5)	2017H 2014H
Lower Interrupt Vectors	2013H 2000H
Port 3 and Port 4 Word Addressable Only	1FFFFH 1FFEH
External Memory	1FFDH 0400H
1000 Bytes Register RAM (Note 1)	03FFFH 0018H
CPU SFR's (Notes 1, 3)	0017H 0000H

NOTES:

- Code executed in locations 0000H to 03FFFH will be forced external.
- Reserved memory locations must contain 0FFH unless noted.
- Reserved SFR bit locations must contain 0.
- Refer to 8XC196KC for SFR descriptions.
- WARNING:** Reserved memory locations must not be written or read. The contents and/or function of these locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.




Figure 4. 68-Pin PLCC Package




Figure 5. 80-Pin QFP Package




Figure 6. 80-Pin SQFP Package

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (5V).
V _{SS}	Digital circuit ground (0V). There are three V _{SS} pins, all of which must be connected.
V _{REF}	Reference voltage for the A/D converter (5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} .
V _{PP}	Timing pin for the return from powerdown circuit. This pin also supplies the programming voltage on the EPROM device.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is 1/2 the oscillator frequency.
RESET	Reset input and open drain output.
BUSWIDTH	Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus.
NMI	A positive transition causes a vector through 203EH.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.
EA	Input for memory select (External Access). EA equal high causes memory accesses to locations 2000H through 9FFFH to be directed to on-chip ROM/EPROM. EA equal low causes accesses to those locations to be directed to off-chip memory. Also used to enter programming mode.
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a signal to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. RD is activated only during external memory reads.
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. BHE will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being written. BHE/WRH is activated only during external memory writes.
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. When the external memory is not being used, READY has no effect.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSI.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
Port 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.
Port 1	8-bit quasi-bidirectional I/O port.
Port 2	8-bit multi-functional port. All of its pins are shared with other functions in the 80C196KD. Pins 2.6 and 2.7 are quasi-bidirectional.
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups.
HOLD	Bus Hold input requesting control of the bus.
HLDA	Bus Hold acknowledge output indicating release of the bus.
BREQ	Bus Request output activated when the bus controller has a pending external memory cycle.
PMODE	Determines the EPROM programming mode.
PACT	A low signal in Auto Programming mode indicates that programming is in process. A high signal indicates programming is complete.
PALE	A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates that ports 3 and 4 contain valid programming address/command information (input to slave).
PROG	A falling edge in Slave Programming Mode indicates that ports 3 and 4 contain valid programming data (input to slave).
PVER	A high signal in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly.
CPVER	Cumulative Program Output Verification. Pin is high if all locations have programmed correctly since entering a programming mode.
AINC	Auto Increment. Active low input enables the auto increment mode. Auto increment allows reading or writing sequential EPROM locations without address transactions across the PBUS for each read or write.

Symbol	Description	Min	Max	Units	Test Conditions
V _{IL}	Input Low Voltage	-0.5	0.8	V	
V _{IH}	Input High Voltage (Note 1)	0.5V _{CC} - 1.0	0.8	V	
V _{YS}	Hysteresis on RESET	100		mV	V _{CC} = 5.0V
V _{INT}	Input High Voltage on XTAL 1	0.7V _{CC}	V _{CC} + 0.5	V	
V _{IRS}	Input High Voltage on RESET	0.5	V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage		0.2	V	I _{OL} = 500 mA
			0.45	V	I _{OL} = 25 mA
			1.5	V	I _{OL} = 1 mA
V _{OH}	Output High Voltage		0.8	V	I _{OH} = -1.0 mA
V _{OH}	Output High Voltage (Note 2)			V	
V _{OH}	Output High Voltage (Note 3)	V _{CC} - 0.2		V	I _{OH} = -200 mA
		V _{CC} - 0.7		V	I _{OH} = -10 mA
		V _{CC} - 1.5		V	I _{OH} = -1 mA
V _{OH}	Output High Voltage (Note 4)	V _{CC} - 0.2		V	I _{OH} = -10 mA
		V _{CC} - 0.7		V	I _{OH} = -10 mA
		V _{CC} - 1.5		V	I _{OH} = -10 mA

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature	
Under Bias	–55°C to +125°C
Storage Temperature	–65°C to +150°C
Voltage On Any Pin to V _{SS}	
Except EA and V _{PP}	–0.5V to +7.0V(1)
Voltage from EA or V _{PP} to V _{SS} or ANGND	–0.5V to +13.0V
Power Dissipation	1.5W(2)

NOTES:

1. This includes V_{PP} and EA on ROM or CPU only devices.
2. Power dissipation is based on package heat transfer limitations, not device power consumption.

NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Under Bias Commercial Temp.	0	+70	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.00	5.50	V
ANGND	Analog Ground Voltage	V _{SS} – 0.4	V _{SS} + 0.4	V(1)
F _{OSC}	Oscillator Frequency (8XC196KD)	8	16	MHz
F _{OSC}	Oscillator Frequency (8XC196KD20)	8	20	MHz

NOTE:

1. ANGND and V_{SS} should be nominally at the same potential.

DC CHARACTERISTICS (Over Specified Operating Conditions)


Symbol	Description	Min	Max	Units	Test Conditions
V _{IL}	Input Low Voltage	–0.5	0.8	V	
V _{IH}	Input High Voltage (Note 1)	0.2 V _{CC} + 1.0	V _{CC} + 0.5	V	
V _{HYS}	Hysteresis on RESET	300		mV	V _{CC} = 5.0V
V _{IH1}	Input High Voltage on XTAL 1	0.7 V _{CC}	V _{CC} + 0.5	V	
V _{IH2}	Input High Voltage on RESET	2.2	V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage		0.3 0.45 1.5	V V V	I _{OL} = 200 μA I _{OL} = 2.8 mA I _{OL} = 7 mA
V _{OL1}	Output Low Voltage in RESET on P2.5 (Note 2)		0.8	V	I _{OL} = +0.4 mA
V _{OH}	Output High Voltage (Standard Outputs) (Note 4)	V _{CC} – 0.3 V _{CC} – 0.7 V _{CC} – 1.5		V V V	I _{OH} = –200 μA I _{OH} = –3.2 mA I _{OH} = –7 mA
V _{OH1}	Output High Voltage (Quasi-bidirectional Outputs) (Note 3)	V _{CC} – 0.3 V _{CC} – 0.7 V _{CC} – 1.5		V V V	I _{OH} = –10 μA I _{OH} = –30 μA I _{OH} = –60 μA

Symbol	Description	Min	Typ	Max	Units	Test Conditions
I_{OH1}	Logical 1 Output Current in Reset on P2.0. Do not exceed this or device may enter test modes.	-0.8			mA	$V_{IH} = V_{CC} - 1.5V$
I_{IL1}	Logical 0 Input Current in Reset on P2.0. Maximum current that must be sunk by external device to ensure test mode entry.			-12.0	mA	$V_{IN} = 0.45V$
I_{IH1}	Logical 1 Input Current. Maximum current that external device must source to initiate NMI.			+200	μA	$V_{IN} = 2.4V$
I_{LI}	Input Leakage Current (Std. Inputs) (Note 5)			± 10	μA	$0 < V_{IN} < V_{CC} - 0.3V$
I_{LI1}	Input Leakage Current (Port 0)			± 3	μA	$0 < V_{IN} < V_{REF}$
I_{TL}	1 to 0 Transition Current (QBD Pins)			-650	μA	$V_{IN} = 2.0V$
I_{IL}	Logical 0 Input Current (QBD Pins)			-70	μA	$V_{IN} = 0.45V$
I_{IL1}	AD Bus in Reset			-70	μA	$V_{IN} = 0.45V$
I_{CC}	Active Mode Current in Reset (8XC196KD)		65	75	mA	XTAL1 = 16 MHz $V_{CC} = V_{PP} = V_{REF} = 5.5V$
I_{CC}	Active Mode Current in Reset (8XC196KD20)		80	92	mA	XTAL1 = 20 MHz $V_{CC} = V_{PP} = V_{REF} = 5.5V$
I_{IDLE}	Idle Mode Current (8XC196KD)		17	25	mA	XTAL1 = 16 MHz $V_{CC} = V_{PP} = V_{REF} = 5.5V$
I_{IDLE}	Idle Mode Current (8XC196KD20)		21	30	mA	XTAL1 = 20 MHz $V_{CC} = V_{PP} = V_{REF} = 5.5V$
I_{PD}	Powerdown Mode Current		8	15	μA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
I_{REF}	A/D Converter Reference Current		2	5	mA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
R_{RST}	Reset Pullup Resistor	6K		65K	Ω	$V_{CC} = 5.5V, V_{IN} = 4.0V$
C_S	Pin Capacitance (Any Pin to V_{SS})			10	pF	

NOTES:

- All pins except RESET and XTAL1.
- Violating these specifications in Reset may cause the part to enter test modes.
- QBD (Quasi-bidirectional) pins include Port 1, P2.6 and P2.7.
- Standard Outputs include AD0-15, RD, WR, ALE, BHE, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.
- Standard Inputs include HSI pins, READY, BUSWIDTH, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/P2.4.
- Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45V or V_{OH} is held below $V_{CC} - 0.7V$:
 - I_{OL} on Output pins: 10 mA
 - I_{OH} on quasi-bidirectional pins: self limiting
 - I_{OH} on Standard Output pins: 10 mA
- Maximum current per bus pin (data and control) during normal operation is ± 3.2 mA.
- During normal (non-transient) conditions the following total current limits apply:

Port 1, P2.6	I_{OL} : 29 mA	I_{OH} is self limiting
HSO, P2.0, RXD, RESET	I_{OL} : 29 mA	I_{OH} : 26 mA
P2.5, P2.7, WR, BHE	I_{OL} : 13 mA	I_{OH} : 11 mA
AD0-AD15	I_{OL} : 52 mA	I_{OH} : 52 mA
RD, ALE, INST-CLKOUT	I_{OL} : 13 mA	I_{OH} : 13 mA

Figure 7. I_{CC} and I_{IDLE} vs Frequency**AC CHARACTERISTICS**

For use over specified operating conditions.

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 16 \text{ MHz}$ **The system must meet these specifications to work with the 80C196KD:**

Symbol	Description	Min	Max	Units	Notes
T_{AVYV}	Address Valid to READY Setup		$2 T_{OSC} - 68$	ns	
T_{LLYV}	ALE Low to READY Setup		$T_{OSC} - 70$	ns	(Note 3)
T_{LYLH}	Non READY Time		No upper limit	ns	
T_{CLYX}	READY Hold after CLKOUT Low	0	$T_{OSC} - 30$	ns	(Note 1)
T_{LLYX}	READY Hold after ALE Low	$T_{OSC} - 15$	$2 T_{OSC} - 40$	ns	(Note 1)
T_{AVGV}	Address Valid to Buswidth Setup		$2 T_{OSC} - 68$	ns	
T_{LLGV}	ALE Low to Buswidth Setup		$T_{OSC} - 60$	ns	(Note 3)
T_{CLGX}	Buswidth Hold after CLKOUT Low	0		ns	
T_{AVDV}	Address Valid to Input Data Valid		$3 T_{OSC} - 55$	ns	(Note 2)
T_{RLDV}	\overline{RD} Active to Input Data Valid		$T_{OSC} - 22$	ns	(Note 2)
T_{CLDV}	CLKOUT Low to Input Data Valid		$T_{OSC} - 45$	ns	
T_{RHDZ}	End of \overline{RD} to Input Data Float		T_{OSC}	ns	
T_{RXDX}	Data Hold after \overline{RD} Inactive	0		ns	

NOTES:

1. If max is exceeded, additional wait states will occur.
2. If wait states are used, add $2 T_{OSC} \times N$, where N = number of wait states.
3. These timings are included for compatibility with older -90 and BH products. They should not be used for newer high-speed designs.

AC CHARACTERISTICS (Continued)

For use over specified operating conditions.

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 16/20$ MHz


The 80C196KD will meet these specifications:

Symbol	Description	Min	Max	Units	Notes
F_{XTAL}	Frequency on XTAL1 (8XC196KD)	8	16	MHz	(Note 1)
F_{XTAL}	Frequency on XTAL1 (8XC196KD20)	8	20	MHz	(Note 1)
T_{OSC}	$1/F_{XTAL}$ (8XC196KD)	62.5	125	ns	
T_{OSC}	$1/F_{XTAL}$ (8XC196KD20)	50	125	ns	
T_{XHCH}	XTAL1 High to CLKOUT High or Low	+20	+110	ns	
T_{CLCL}	CLKOUT Cycle Time	$2 T_{OSC}$		ns	
T_{CHCL}	CLKOUT High Period	$T_{OSC} - 10$	$T_{OSC} + 15$	ns	
T_{CLLH}	CLKOUT Falling Edge to ALE Rising	-5	+15	ns	
T_{LLCH}	ALE Falling Edge to CLKOUT Rising	-20	+15	ns	
T_{LHLH}	ALE Cycle Time	$4 T_{OSC}$		ns	(Note 4)
T_{LHLL}	ALE High Period	$T_{OSC} - 10$	$T_{OSC} + 10$	ns	
T_{AVLL}	Address Setup to ALE Falling Edge	$T_{OSC} - 15$			
T_{LLAX}	Address Hold after ALE Falling Edge	$T_{OSC} - 35$		ns	
T_{LLRL}	ALE Falling Edge to \overline{RD} Falling Edge	$T_{OSC} - 30$		ns	
T_{RLCL}	\overline{RD} Low to CLKOUT Falling Edge	+4	+30	ns	
T_{RLRH}	\overline{RD} Low Period	$T_{OSC} - 5$		ns	(Note 4)
T_{RHLH}	\overline{RD} Rising Edge to ALE Rising Edge	T_{OSC}	$T_{OSC} + 25$	ns	(Note 2)
T_{RLAZ}	\overline{RD} Low to Address Float		+5	ns	
T_{LLWL}	ALE Falling Edge to \overline{WR} Falling Edge	$T_{OSC} - 10$		ns	
T_{CLWL}	CLKOUT Low to \overline{WR} Falling Edge	0	+25	ns	
T_{QVWH}	Data Stable to \overline{WR} Rising Edge	$T_{OSC} - 23$			(Note 4)
T_{CHWH}	CLKOUT High to \overline{WR} Rising Edge	-5	+15	ns	
T_{WLWH}	\overline{WR} Low Period	$T_{OSC} - 20$		ns	(Note 4)
T_{WHQX}	Data Hold after \overline{WR} Rising Edge	$T_{OSC} - 25$		ns	
T_{WHLH}	\overline{WR} Rising Edge to ALE Rising Edge	$T_{OSC} - 10$	$T_{OSC} + 15$	ns	(Note 2)
T_{WHBX}	\overline{BHE} , INST after \overline{WR} Rising Edge	$T_{OSC} - 10$		ns	
T_{WHAX}	AD8-15 HOLD after \overline{WR} Rising	$T_{OSC} - 30$		ns	(Note 3)
T_{RHBX}	\overline{BHE} , INST after \overline{RD} Rising Edge	$T_{OSC} - 10$		ns	
T_{RHAX}	AD8-15 HOLD after \overline{RD} Rising	$T_{OSC} - 25$		ns	(Note 3)

NOTES:


1. Testing performed at 8 MHz. However, the device is static by design and will typically operate below 1 Hz.
2. Assuming back-to-back bus cycles.
3. 8-Bit bus only.
4. If wait states are used, add $2 T_{OSC} * N$, where N = number of wait states.

System Bus Timings




272145-6

READY Timings (One Wait State)



Buswidth Timings



HOLD/HLDA TIMINGS


Symbol	Description	Min	Max	Units	Notes
T_{HVCH}	HOLD Setup	+55		ns	(Note 1)
T_{CLHAL}	CLKOUT Low to HLDA Low	-15	+15	ns	
T_{CLBRL}	CLKOUT Low to BREQ Low	-15	+15	ns	
T_{HALAZ}	HLDA Low to Address Float		+15	ns	
T_{HALBZ}	HLDA Low to BHE, INST, RD, WR Weakly Driven		+20	ns	
T_{CLHAH}	CLKOUT Low to HLDA High	-15	+15	ns	
T_{CLBRH}	CLKOUT Low to BREQ High	-15	+15	ns	
T_{HAHAX}	HLDA High to Address No Longer Float	-15		ns	
T_{HAHBV}	HLDA High to BHE, INST, RD, WR Valid	-10	+15	ns	
T_{CLLH}	CLKOUT Low to ALE High	-5	+15	ns	

NOTE:

1. To guarantee recognition at next clock.

DC SPECIFICATIONS IN HOLD

Description	Min	Max	Units
Weak Pullups on \overline{ADV} , \overline{RD} , \overline{WR} , \overline{WRL} , \overline{BHE}	50K	250K	$V_{CC} = 5.5V$, $V_{IN} = 0.45V$
Weak Pulldowns on ALE, INST	10K	50K	$V_{CC} = 5.5V$, $V_{IN} = 2.4$



272145-9

MAXIMUM HOLD LATENCY

Bus Cycle Type	
Internal Execution	1.5 States
16-Bit External Execution	2.5 States
8-Bit External Execution	4.5 States


EXTERNAL CLOCK DRIVE (8XC196KD)


Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Oscillator Frequency	8	16.0	MHz
T_{XLXL}	Oscillator Period	62.5	125	ns
T_{XHXX}	High Time	20		ns
T_{XLXX}	Low Time	20		ns
T_{XLXH}	Rise Time		10	ns
T_{XHXL}	Fall Time		10	ns

EXTERNAL CLOCK DRIVE (8XC196KD20)

Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Oscillator Frequency	8	20.0	MHz
T_{XLXL}	Oscillator Period	50	125	ns
T_{XHXX}	High Time	17		ns
T_{XLXX}	Low Time	17		ns
T_{XLXH}	Rise Time		8	ns
T_{XHXL}	Fall Time		8	ns


EXTERNAL CLOCK DRIVE WAVEFORMS





NOTE:


Keep oscillator components close to chip and use short, direct traces to XTAL1, XTAL2 and V_{SS}. When using ceramic crystals, C1 = 20 pF, C2 = 20 pF. When using ceramic resonators consult manufacturer for recommended capacitor values.



NOTE:


*Required if TTL driver used.
Not needed if CMOS driver is used.

AC TESTING INPUT, OUTPUT WAVEFORMS



AC Testing inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0". Timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0".

FLOAT WAVEFORMS



For Timing Purposes a Port Pin is no Longer Floating when a 150 mV change from Load Voltage Occurs, and Begins to Float when a 150 mV change from the Loaded V_{OH}/V_{OL} Level occurs
I_{OL}/I_{OH} = ± 15 mA.

EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:

H— High
L— Low
V— Valid
X— No Longer Valid
Z— Floating

Signals:

A— Address
B— $\overline{\text{BHE}}$
C— CLKOUT
D— DATA
G— Buswidth
H— $\overline{\text{HOLD}}$
HA— $\overline{\text{HLDA}}$
L— ALE/ADV
BR— $\overline{\text{BREQ}}$
R— $\overline{\text{RD}}$
W— $\overline{\text{WR/WRH/WRL}}$
X— XTAL1
Y— READY
Q— Data Out


AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT TIMING—SHIFT REGISTER MODE (MODE 0)

Symbol	Parameter	Min	Max	Units
T_{XLXL}	Serial Port Clock Period ($BRR \geq 8002H$)	$6 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge ($BRR \geq 8002H$)	$4 T_{OSC} - 50$	$4 T_{OSC} + 50$	ns
T_{XLXL}	Serial Port Clock Period ($BRR = 8001H$)	$4 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge ($BRR = 8001H$)	$2 T_{OSC} - 50$	$2 T_{OSC} + 50$	ns
T_{QVXH}	Output Data Valid to Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHGX}	Output Data Hold after Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHGV}	Next Output Data Valid after Clock Rising Edge		$2 T_{OSC} + 50$	ns
T_{DVXH}	Input Data Setup to Clock Rising Edge	$T_{OSC} + 50$		ns
T_{XHDX}	Input Data Hold after Clock Rising Edge	0		ns
T_{XHGX}	Last Clock Rising to Output Float		$1 T_{OSC}$	ns

WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE (MODE 0)



A to D CHARACTERISTICS

The A/D converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of V_{REF} .

10-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T_A	Ambient Temperature Commercial Temp.	0	+ 70	°C
V_{CC}	Digital Supply Voltage	4.50	5.50	V
V_{REF}	Analog Supply Voltage	4.00	5.50	V
ANGND	Analog Ground Voltage	$V_{SS} - 0.40$	$V_{CC} + 0.40$	V
T_{SAM}	Sample Time	1.0		$\mu s^{(1)}$
T_{CONV}	Conversion Time	10	20	$\mu s^{(1)}$
F_{OSC}	Oscillator Frequency (8XC196KD)	8.0	16.0	MHz
F_{OSC}	Oscillator Frequency (8XC196KD20)	8.0	20.0	MHz

NOTE:

1. The value of AD_TIME is selected to meet these specifications.

10-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

Parameter	Typical ⁽¹⁾	Minimum	Maximum	Units*	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	± 3	LSBs	
Full Scale Error	0.25 ± 0.5			LSBs	
Zero Offset Error	0.25 ± 0.5			LSBs	
Non-Linearity	1.0 ± 2.0	0	± 3	LSBs	
Differential Non-Linearity Error		> -1	+ 2	LSBs	
Channel-to-Channel Matching	± 0.1	0	± 1	LSBs	
Repeatability	± 0.25			LSBs	
Temperature Coefficients:					
Offset	0.009			LSB/°C	
Full Scale	0.009			LSB/°C	
Differential Non-Linearity	0.009			LSB/°C	
Off Isolation		- 60		dB	2, 3
Feedthrough	- 60			dB	2
V_{CC} Power Supply Rejection	- 60			dB	2
Input Series Resistance		750	1.2K	Ω	4
Voltage on Analog Input Pin		ANGND - 0.5	$V_{REF} + 0.5$	V	5, 6
DC Input Leakage		0	± 3.0	μA	
Sampling Capacitor	3			pF	

NOTES:

*An "LSB" as used here has a value of approximately 5 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms.)

1. These values are expected for most parts at 25°C but are not tested or guaranteed.
2. DC to 100 KHz.
3. Multiplexer Break-Before-Make is guaranteed.
4. Resistance from device pin, through internal MUX, to sample capacitor.
5. These values may be exceeded if the pin current is limited to ± 2 mA.
6. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.
7. All conversions performed with processor in IDLE mode.

8-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Commercial Temp.	0	+70	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.00	5.50	V
ANGND	Analog Ground Voltage	V _{SS} - 0.40	V _{SS} + 0.40	V
T _{SAM}	Sample Time	1.0		μs ⁽¹⁾
T _{CONV}	Conversion Time	7	20	μs ⁽¹⁾
F _{OSC}	Oscillator Frequency (8XC109KD)	8.0	16.0	MHz
F _{OSC}	Oscillator Frequency (8XC196KD20)	8.0	20.0	MHz

NOTE:

1. The value of AD_TIME is selected to meet these specifications.

8-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

Parameter	Typical ⁽¹⁾	Minimum	Maximum	Units*	Notes
Resolution		256 8	256 8	Levels Bits	
Absolute Error		0	±1	LSBs	
Full Scale Error	±0.5			LSBs	
Zero Offset Error	±0.5			LSBs	
Non-Linearity		0	±1	LSBs	
Differential Non-Linearity Error		> -1	+1	LSBs	
Channel-to-Channel Matching			±1	LSBs	
Repeatability	±0.25			LSBs	
Temperature Coefficients:					
Offset	0.003			LSB/°C	
Full Scale	0.003			LSB/°C	
Differential Non-Linearity	0.003			LSB/°C	
Off Isolation		-60		dB	2, 3
Feedthrough	-60			dB	2
V _{CC} Power Supply Rejection	-60			dB	2
Input Series Resistance		750	1.2K	Ω	4
Voltage on Analog Input Pin		V _{SS} - 0.5	V _{REF} + 0.5	V	5, 6
DC Input Leakage		0	±3.0	μA	
Sampling Capacitor	3			pF	

NOTES:

*An "LSB" as used here has a value of approximately 20 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.
2. DC to 100 KHz.
3. Multiplexer Break-Before-Make is guaranteed.
4. Resistance from device pin, through internal MUX, to sample capacitor.
5. These values may be exceeded if pin current is limited to ±2 mA.
6. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.
7. All conversions performed with processor in IDLE mode.

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature During Programming	20	30	C
V _{CC}	Supply Voltage During Programming	4.5	5.5	V(1)
V _{REF}	Reference Supply Voltage During Programming	4.5	5.5	V(1)
V _{PP}	Programming Voltage	12.25	12.75	V(2)
V _{EA}	EA Pin Voltage	12.25	12.75	V(2)
F _{OSC}	Oscillator Frequency during Auto and Slave Mode Programming	6.0	8.0	MHz
F _{OSC}	Oscillator Frequency during Run-Time Programming (8XC196KD)	6.0	16.0	MHz
F _{OSC}	Oscillator Frequency during Run-Time Programming (8XC196KD20)	6.0	20.0	MHz

NOTES:

1. V_{CC} and V_{REF} should nominally be at the same voltage during programming.
2. V_{PP} and V_{EA} must never exceed the maximum specification, or the device may be damaged.
3. V_{SS} and ANGND should nominally be at the same potential (0V).
4. Load capacitance during Auto and Slave Mode programming = 150 pF.

AC EPROM PROGRAMMING CHARACTERISTICS (SLAVE MODE)

Symbol	Description	Min	Max	Units
T _{SHLL}	Reset High to First $\overline{\text{PALE}}$ Low	1100		T _{OSC}
T _{LLLH}	$\overline{\text{PALE}}$ Pulse Width	50		T _{OSC}
T _{AVLL}	Address Setup Time	0		T _{OSC}
T _{LLAX}	Address Hold Time	100		T _{OSC}
T _{PLDV}	$\overline{\text{PROG}}$ Low to Word Dump Valid		50	T _{OSC}
T _{PHDX}	Word Dump Data Hold		50	T _{OSC}
T _{DVPL}	Data Setup Time	0		T _{OSC}
T _{PLDX}	Data Hold Time	400		T _{OSC}
T _{PLPH} ⁽¹⁾	$\overline{\text{PROG}}$ Pulse Width	50		T _{OSC}
T _{PHLL}	$\overline{\text{PROG}}$ High to Next $\overline{\text{PALE}}$ Low	220		T _{OSC}
T _{LHPL}	$\overline{\text{PALE}}$ High to $\overline{\text{PROG}}$ Low	220		T _{OSC}
T _{PHPL}	$\overline{\text{PROG}}$ High to Next $\overline{\text{PROG}}$ Low	220		T _{OSC}
T _{PHIL}	$\overline{\text{PROG}}$ High to AINC Low	0		T _{OSC}
T _{ILIH}	AINC Pulse Width	240		T _{OSC}
T _{ILVH}	PVER Hold after AINC Low	50		T _{OSC}
T _{ILPL}	AINC Low to $\overline{\text{PROG}}$ Low	170		T _{OSC}
T _{PHVL}	$\overline{\text{PROG}}$ High to PVER Valid		220	T _{OSC}

NOTE:

1. This specification is for the Word Dump Mode. For programming pulses, use the Modified Quick Pulse Algorithm.

DC EPROM PROGRAMMING CHARACTERISTICS


Symbol	Description	Min	Max	Units
I_{PP}	V_{PP} Supply Current (When Programming)		100	mA

NOTE:

Do not apply V_{PP} until V_{CC} is stable and within specifications and the oscillator/clock has stabilized or the device may be damaged.

EPROM PROGRAMMING WAVEFORMS


SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE




NOTE:

P3.0 must be high ("1")

SLAVE PROGRAMMING MODE IN WORD DUMP WITH AUTO INCREMENT



SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM WITH REPEATED PROG PULSE AND AUTO INCREMENT



8XC196KC TO 8XC196KD DESIGN CONSIDERATIONS

1. Memory Map. The 8XC196KD has 1024 bytes of RAM/SFRs and 32K of OTPROM. The extra 512 bytes of RAM reside in locations 0200H to 03FFH, and the extra 16 Kbytes of OTPROM reside in locations 6000H to 9FFFH. On the 87C196KC these locations are always external, so KC code may have to be modified to run on the KD.
2. The vertical window scheme has been extended to include all on-chip RAM.
3. IOC3.1 controls the CLKOUT signal. This bit must be 0 to enable CLKOUT.
4. The 87C196KD has a different autoprogramming algorithm to support 32K of on-chip OTPROM.

XC196KD ERRATA

8XC196KD

None known.

DATA SHEET REVISION HISTORY

This data sheet is valid for devices with a "B" at the end of the topside tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following are important differences between the 272145-001 and 272145-002 data sheets:

1. Added 20 MHz specifications.
2. Added 80-lead SQFP package pinout.
3. Changed QFP Package θ_{JA} to 56°C/W from 42°C/W.
4. Changed V_{HYS} to 300 mV from 150 mV.
5. Changed I_{CC} Typical specification at 16 MHz to 65 mA from 50 mA.
6. Changed I_{CC} Maximum specification at 16 MHz to 75 mA from 70 mA.
7. Changed I_{DLE} Typical specification to 17 mA from 15 mA.
8. Changed I_{DLE} Maximum specification to 25 mA from 30 mA.
9. Changed I_{PD} Typical specification to 8 μ A from 15 μ A.
10. Added I_{PD} Maximum specification.
11. Changed T_{CLDV} Maximum specification to $T_{OSC} - 45$ from $T_{OSC} - 50$.
12. Changed T_{LLAX} Minimum specification to $T_{OSC} - 35$ from $T_{OSC} - 40$.
13. Changed T_{CHWH} Minimum specification to -5 from -10 .
14. Changed T_{RHAX} Minimum specification to $T_{OSC} - 25$ from $T_{OSC} - 30$.
15. Changed T_{HALAZ} Maximum specification to $+15$ from $+10$.
16. Changed T_{HALBZ} Maximum specification to $+20$ from $+15$.
17. Added T_{HAHBV} Maximum specification.
18. Changed T_{SAM} for 10-bit mode to 1 μ s from 3 μ s.
19. Changed T_{SAM} for 8-bit mode to 1 μ s from 2 μ s.
20. Changed I_{IH1} test condition to $V_{IN} = 2.4V$ from 5.5V.
21. Changed I_{IH1} maximum specification to $+200 \mu$ A from $+100 \mu$ A.
22. Removed NMI from list of standard inputs.
23. Updated I_{CC} and I_{DLE} vs frequency graph.
24. Updated note under DC EPROM Programming Characteristics.
25. Changed I_{LI1} maximum specification to -12 mA from -6 mA.

COMMERCIAL CMOS MICROCONTROLLER

87L196KD—32 Kbytes of On-Chip OTPROM

- 3.0V to 3.6V Operation
- 16 MHz Operation
- 1000 Byte Register RAM
- Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- Peripheral Transaction Server
- 1.75 μ s 16 x 16 Multiply (16 MHz)
- 3.0 μ s 32/16 Divide (16 MHz)
- Powerdown and Idle Modes
- Five 8-Bit I/O Ports
- 16-Bit Watchdog Timer
- Dynamically Configurable 8-Bit or 16-Bit Buswidth
- Full Duplex Serial Port
- High Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Up/Down Counter with Capture
- 3 Pulse-Width-Modulated Outputs
- Four 16-Bit Software Timers
- 8- or 10-Bit A/D Converter with Sample/Hold
- OTP One-Time Programmable Version

The 87L196KD 16-bit microcontroller is a high performance member of the MCS®-96 microcontroller family. The 87L196KD is an enhanced 80C196KC device with 3.3V operation, 1000 bytes RAM, 16 MHz operation and an optional 32 Kbytes of ROM/EPROM. Intel's CHMOS III-E process provides a high performance processor along with low power consumption.

Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or up/down counter.

MCS®-96 is a registered trademark of Intel Corporation.




Figure 1. 8XL196KD Block Diagram

87L196KD ENHANCED FEATURE SET OVER THE 87C196KC

1. The 87L196KD has twice the RAM and twice the OTPROM space of the 87C196KC.
2. The vertical windowing scheme has been extended to allow all 1000 bytes of register RAM to be windowed into the lower register file.

FUNCTIONAL DIFFERENCES BETWEEN THE 8XC196KD AND THE 8XL196KD

1. The HOLD/HLDA bus protocol is not supported on the 8XL196KD.
2. The CLKOUT disable bit (IOC3.1) is not supported on the 8XL196KD.
3. Run-time programming is not supported on the 8XL196KD.

8XL196KD VERTICAL WINDOWING MAP

Table 1. 128-Byte Windows

Address to Remap	Device Series	WSR Contents
0380H	KD	X001 0111B = 17H
0300H	KD	X001 0110B = 16H
0280H	KD	X001 0101B = 15H
0200H	KD	X001 0100B = 14H
0180H	KC, KD	X001 0011B = 13H
0100H	KC, KD	X001 0010B = 12H
0080H	KC, KD	X001 0001B = 11H
0000H	KC, KD	X001 0000B = 10H

Window in Lower Register File: 80H–FFH

Table 2. 64-Byte Windows

Address to Remap	Device Series	WSR Contents
03C0H	KD	X010 1111B = 2FH
0380H	KD	X010 1110B = 2EH
0340H	KD	X010 1101B = 2DH
0300H	KD	X010 1100B = 2CH
02C0H	KD	X010 1011B = 2BH
0280H	KD	X010 1010B = 2AH
0240H	KD	X010 1001B = 29H
0200H	KD	X010 1000B = 28H
01C0H	KC, KD	X010 0111B = 27H
0180H	KC, KD	X010 0110B = 26H
0140H	KC, KD	X010 0101B = 25H
0100H	KC, KD	X010 0100B = 24H
00C0H	KC, KD	X010 0011B = 23H
0080H	KC, KD	X010 0010B = 22H
0040H	KC, KD	X010 0001B = 21H
0000H	KC, KD	X010 0000B = 20H

Window in Lower Register File: C0H–FFH

Table 3. 32-Byte Windows

Address to Remap	Device Series	WSR Contents
03E0H	KD	X101 1111B = 5FH
03C0H	KD	X101 1110B = 5EH
03A0H	KD	X101 1101B = 5DH
0380H	KD	X101 1100B = 5CH
0360H	KD	X101 1011B = 5BH
0340H	KD	X101 1010B = 5AH
0320H	KD	X101 1001B = 59H
0300H	KD	X101 1000B = 58H
02E0H	KD	X101 0111B = 57H
02C0H	KD	X101 0110B = 56H
02A0H	KD	X101 0101B = 55H
0280H	KD	X101 0100B = 54H
0260H	KD	X101 0011B = 53H
0240H	KD	X101 0010B = 52H
0220H	KD	X101 0001B = 51H
0200H	KD	X101 0000B = 50H
01E0H	KC, KD	X100 1111B = 4FH
01C0H	KC, KD	X100 1110B = 4EH
01A0H	KC, KD	X100 1101B = 4DH
0180H	KC, KD	X100 1100B = 4CH
0160H	KC, KD	X100 1011B = 4BH
0140H	KC, KD	X100 1010B = 4AH
0120H	KC, KD	X100 1001B = 49H
0100H	KC, KD	X100 1000B = 48H
00E0H	KC, KD	X100 0111B = 47H
00C0H	KC, KD	X100 0110B = 46H
00A0H	KC, KD	X100 0101B = 45H
0080H	KC, KD	X100 0100B = 44H
0060H	KC, KD	X100 0011B = 43H
0040H	KC, KD	X100 0010B = 42H
0020H	KC, KD	X100 0001B = 41H
0000H	KC, KD	X100 0000B = 40H

Window in Lower Register File: E0H–FFH

This device is manufactured on PX29.5, a CHMOS III-E process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order Number 210997.




Figure 2. The 8XL196KD Family Nomenclature

Table 4. Thermal Characteristics

Package Type	θ_{ja}	θ_{jc}
PLCC	35°C/W	13°C/W
QFP	56°C/W	12°C/W
SQFP	TBD	TBD


All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel *Packaging Handbook* (order number 240800) for a description of Intel's thermal impedance test methodology.

TABLE 3. 8XL196KD memory map

Description	Address
External Memory or I/O	0FFFFH 0A000H
Internal ROM/OTPROM or External Memory (Determined by EA)	9FFFFH 2080H
Reserved. Must contain FFH. (Note 5)	207FH 205EH
PTS Vectors	205DH 2040H
Upper Interrupt Vectors	203FH 2030H
ROM/EPROM Security Key	202FH 2020H
Reserved. Must contain FFH. (Note 5)	201FH 201AH
Reserved. Must Contain 20H (Note 5)	2019H
CCB	2018H
Reserved. Must contain FFH. (Note 5)	2017H 2014H
Lower Interrupt Vectors	2013H 2000H
Port 3 and Port 4 Word Addressable Only	1FFFFH 1FFEH
External Memory	1FFDH 0400H
1000 Bytes Register RAM (Note 1)	03FFH 0018H
CPU SFR's (Notes 1, 3)	0017H 0000H

NOTES:

- Code executed in locations 0000H to 03FFH will be forced external.
- Reserved memory locations must contain 0FFH unless noted.
- Reserved SFR bit locations must contain 0.
- Refer to 8XC196KC for SFR descriptions.
- WARNING:** Reserved memory locations must not be written or read. The contents and/or function of these locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.






Figure 4. 80-Pin QFP Package




Figure 5. 80-Pin SQFP Package

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (3.3V).
V _{SS}	Digital circuit ground (0V). There are multiple V _{SS} pins, all of which must be connected.
V _{REF}	Reference voltage for the A/D converter (3.3V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} .
V _{PP}	Timing pin for the return from powerdown circuit. This pin also supplies the programming voltage on the EPROM device.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is 1/2 the oscillator frequency.
RESET	Reset input and open drain output.
BUSWIDTH	Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus.
NMI	A positive transition causes a vector through 203EH.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.
EA	Input for memory select (External Access). EA equal high causes memory accesses to locations 2000H through 9FFFH to be directed to on-chip ROM/EPROM. EA equal low causes accesses to those locations to be directed to off-chip memory. Also used to enter programming mode.
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a signal to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. RD is activated only during external memory reads.
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. BHE will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being written. BHE/WRH is activated only during external memory writes.
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. When the external memory is not being used, READY has no effect.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSI.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
Port 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.
Port 1	8-bit quasi-bidirectional I/O port.
Port 2	8-bit multi-functional port. All of its pins are shared with other functions in the 80C196KD. Pins 2.6 and 2.7 are quasi-bidirectional.
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups.
PMODE	Determines the OTPROM programming mode.
PACT	A low signal in Auto Programming mode indicates that programming is in process. A high signal indicates programming is complete.
PALE	A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates that ports 3 and 4 contain valid programming address/command information (input to slave).
PROG	A falling edge in Slave Programming Mode indicates that ports 3 and 4 contain valid programming data (input to slave).
PVER	A high signal in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly.
CPVER	Cummulative Program Output Verification. Pin is high if all locations have programmed correctly since entering a programming mode.
AINC	Auto Increment. Active low input enables the auto increment mode. Auto increment allows reading or writing sequential EPROM locations without address transactions across the PBUS for each read or write.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature	
Under Bias	−55°C to +125°C
Storage Temperature	−65°C to +150°C
Voltage On Any Pin to V _{SS}	
Except EA and V _{pp}	−0.5V to +7.0V(1)
Voltage from EA or	
V _{pp} to V _{SS} or ANGND	−0.5V to +13.00V
Power Dissipation	1.5W(2)

NOTES:

1. This includes V_{pp} and EA on ROM or CPU only devices.
2. Power dissipation is based on package heat transfer limitations, not device power consumption.

NOTICE: This document contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product is available.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

TARGETED OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Under Bias	0	+70	°C
V _{CC}	Digital Supply Voltage	3.00	3.60	V
V _{REF}	Analog Supply Voltage	3.00	3.60	V
ANGND	Analog Ground Voltage	V _{SS} − 0.3	V _{SS} + 0.3	V(1)
F _{OSC}	Oscillator Frequency	8	16	MHz

NOTE:

1. ANGND and V_{SS} should be nominally at the same potential.

TARGETED DC CHARACTERISTICS (Over Specified Operating Conditions)

Symbol	Description	Min	Max	Units	Test Conditions
V _{IL}	Input Low Voltage	−0.3	0.8	V	
V _{IL1}	Input Low Voltage on Quasi-Bidirectional Pins	−0.3	+0.7	V	
V _{IL2}	Input Low Voltage on Reset	−0.3	+0.6	V	
V _{IH}	Input High Voltage (Note 1)	2.0	V _{CC} + 0.3	V	
V _{HYS}	Hysteresis on RESET	150		mV	V _{CC} = 3.3V
V _{IH1}	Input High Voltage on XTAL 1	0.7 V _{CC}	V _{CC} + 0.3	V	
V _{IH2}	Input High Voltage on RESET	2.2	V _{CC} + 0.3	V	
V _{OL}	Output Low Voltage		0.4	V	I _{OL} = 2.0 mA
V _{OL1}	Output Low Voltage in RESET on P2.5 (Note 2)		0.8	V	I _{OL} = +0.4 mA
V _{OH}	Output High Voltage (Standard Outputs) (Note 4)	2.4		V	I _{OH} = −2.0 mA
V _{OH1}	Output High Voltage (Quasi-bidirectional Outputs) (Note 3)	2.4		V	I _{OH} = −30 μA

TARGETED DC CHARACTERISTICS (Over Specified Operating Conditions) (Continued)

Symbol	Description	Min	Typ	Max	Units	Test Conditions
I _{OH1}	Logical 1 Output Current in Reset on P2.0. Do not exceed this or device may enter test modes.	TBD			mA	V _{IH} = 2.0V
I _{IL2}	Logical 0 Input Current in Reset on P2.0. Maximum current that must be sunk by external device to ensure test mode entry.			TBD	mA	V _{IN} = 0.45V
I _{IH1}	Logical 1 Input Current. Maximum current that external device must source to initiate NMI.			TBD	μA	V _{IN} = 2.0V
I _{LI}	Input Leakage Current (Std. Inputs) (Note 5)			± 10	μA	0 < V _{IN} < V _{CC} - 0.3V
I _{LI1}	Input Leakage Current (Port 0)			± 3	μA	0 < V _{IN} < V _{REF}
I _{TL}	1 to 0 Transition Current (QBD Pins)			-650	μA	V _{IN} = 1.2V
I _{IL}	Logical 0 Input Current (QBD Pins)			-70	μA	V _{IN} = 0.40V
I _{IL1}	AD Bus in Reset			-70	μA	V _{IN} = 0.40V
I _{CC}	Active Mode Current in Reset		30	40	mA	XTAL1 = 16 MHz V _{CC} = V _{PP} = V _{REF} = 3.6V
I _{IDLE}	Idle Mode Current		10	15	mA	XTAL1 = 16 MHz V _{CC} = V _{PP} = V _{REF} = 3.6V
I _{PD}	Powerdown Mode Current		8	15	μA	V _{CC} = V _{PP} = V _{REF} = 3.6V
I _{REF}	A/D Converter Reference Current		2	5	mA	V _{CC} = V _{PP} = V _{REF} = 3.6V
R _{RST}	Reset Pullup Resistor	6K		65K	Ω	
C _S	Pin Capacitance (Any Pin to V _{SS})			10	pF	

NOTES:

- All pins except RESET.
- Violating these specifications in Reset may cause the part to enter test modes.
- QBD (Quasi-bidirectional) pins include Port 1, P2.6 and P2.7.
- Standard Outputs include AD0-15, RD, WR, ALE, BHE, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.
- Standard Inputs include HSI pins, READY, BUSWIDTH, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/P2.4.
- Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45V or V_{OH} is held below V_{CC} - 0.7V:

I _{OL} on Output pins:	10 mA
I _{OH} on quasi-bidirectional pins:	self limiting
I _{OH} on Standard Output pins:	10 mA
- Maximum current per bus pin (data and control) during normal operation is ±3.2 mA.
- During normal (non-transient) conditions the following total current limits apply:

Port 1, P2.6	I _{OL} : 29 mA	I _{OH} is self limiting
HSO, P2.0, RXD, RESET	I _{OL} : 29 mA	I _{OH} : 26 mA
P2.5, P2.7, WR, BHE	I _{OL} : 13 mA	I _{OH} : 11 mA
AD0-AD15	I _{OL} : 52 mA	I _{OH} : 52 mA
RD, ALE, INST-CLKOUT	I _{OL} : 13 mA	I _{OH} : 13 mA




Figure 6. I_{CC} and I_{DLE} vs Frequency

TARGETED AC CHARACTERISTICS

For use over specified operating conditions.

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, F_{OSC} = 16 MHz

The system must meet these specifications to work with the 80L196KD:

Symbol	Description	Min	Max	Units	Notes
T_{AVYV}	Address Valid to READY Setup		$2 T_{OSC} - 90$	ns	
T_{LYLH}	Non READY Time		No upper limit	ns	
T_{CLYX}	READY Hold after CLKOUT Low	0	$T_{OSC} - 30$	ns	(Note 1)
T_{AVGV}	Address Valid to Buswidth Setup		$2 T_{OSC} - 68$	ns	
T_{CLGX}	Buswidth Hold after CLKOUT Low	0		ns	
T_{AVDV}	Address Valid to Input Data Valid		$3 T_{OSC} - 60$	ns	(Note 2)
T_{RLDV}	\overline{RD} Active to Input Data Valid		$T_{OSC} - 30$	ns	(Note 2)
T_{CLDV}	CLKOUT Low to Input Data Valid		$T_{OSC} - 50$	ns	
T_{RHDZ}	End of \overline{RD} to Input Data Float		T_{OSC}	ns	
T_{RXDX}	Data Hold after \overline{RD} Inactive	0		ns	

NOTES:

1. If max is exceeded, additional wait states will occur.
2. If wait states are used, add $2 T_{OSC} * N$, where N = number of wait states.

TARGETED AC CHARACTERISTICS (Continued)

For use over specified operating conditions.


Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 16$ MHz**The 80L196KD will meet these specifications:**


Symbol	Description	Min	Max	Units	Notes
F_{XTAL}	Frequency on XTAL1	8	16	MHz	(Note 1)
T_{OSC}	$1/F_{XTAL}$	62.5	125	ns	
T_{XHCH}	XTAL1 High to CLKOUT High or Low	+20	+110	ns	
T_{CLCL}	CLKOUT Cycle Time	$2 T_{OSC}$		ns	
T_{CHCL}	CLKOUT High Period	$T_{OSC} - 10$	$T_{OSC} + 15$	ns	
T_{CLLH}	CLKOUT Falling Edge to ALE Rising	-10	+33	ns	
T_{LLCH}	ALE Falling Edge to CLKOUT Rising	-20	+15	ns	
T_{LHLH}	ALE Cycle Time	$4 T_{OSC}$		ns	(Note 4)
T_{LHLL}	ALE High Period	$T_{OSC} - 14$	$T_{OSC} + 10$	ns	
T_{AVLL}	Address Setup to ALE Falling Edge	$T_{OSC} - 15$			
T_{LLAX}	Address Hold after ALE Falling Edge	$T_{OSC} - 40$		ns	
T_{LLRL}	ALE Falling Edge to \overline{RD} Falling Edge	$T_{OSC} - 42$		ns	
T_{RLCL}	\overline{RD} Low to CLKOUT Falling Edge	+4	+30	ns	
T_{RLRH}	\overline{RD} Low Period	$T_{OSC} - 5$		ns	(Note 4)
T_{RHLH}	\overline{RD} Rising Edge to ALE Rising Edge	T_{OSC}	$T_{OSC} + 37$	ns	(Note 2)
T_{RLAZ}	\overline{RD} Low to Address Float		+5	ns	
T_{LLWL}	ALE Falling Edge to \overline{WR} Falling Edge	$T_{OSC} - 17$		ns	
T_{CLWL}	CLKOUT Low to \overline{WR} Falling Edge	0	+25	ns	
T_{QVWH}	Data Stable to \overline{WR} Rising Edge	$T_{OSC} - 23$			(Note 4)
T_{CHWH}	CLKOUT High to \overline{WR} Rising Edge	-10	+15	ns	
T_{WLWH}	\overline{WR} Low Period	$T_{OSC} - 20$		ns	(Note 4)
T_{WHQX}	Data Hold after \overline{WR} Rising Edge	$T_{OSC} - 33$		ns	
T_{WHLH}	\overline{WR} Rising Edge to ALE Rising Edge	$T_{OSC} - 10$	$T_{OSC} + 19$	ns	(Note 2)
T_{WHBX}	\overline{BHE} , INST after \overline{WR} Rising Edge	$T_{OSC} - 10$		ns	
T_{WHAX}	AD8-15 HOLD after \overline{WR} Rising	$T_{OSC} - 30$		ns	(Note 3)
T_{RHBX}	\overline{BHE} , INST after \overline{RD} Rising Edge	$T_{OSC} - 10$		ns	
T_{RHAX}	AD8-15 HOLD after \overline{RD} Rising	$T_{OSC} - 30$		ns	(Note 3)

NOTES:

1. Testing performed at 8 MHz. However, the device is static by design and will typically operate below 1 Hz.
2. Assuming back-to-back bus cycles.
3. 8-Bit bus only.
4. If wait states are used, add $2 T_{OSC} * N$, where N = number of wait states.


System Bus Timings





272254-8

Buswidth Timings




272254-9


EXTERNAL CLOCK DRIVE (8XL196KD)

Symbol	Parameter	Min	Max	Units
1/T _{XLXL}	Oscillator Frequency	8	16.0	MHz
T _{XLXL}	Oscillator Period	62.5	125	ns
T _{XHXX}	High Time	20		ns
T _{XLXX}	Low Time	20		ns
T _{XLXH}	Rise Time		10	ns
T _{XHXL}	Fall Time		10	ns

EXTERNAL CLOCK DRIVE WAVEFORMS




272254-10




Each symbol is a pair of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal condition points.

Signal	Condition
A — Address	H — High
B — BHE	L — Low
C — CLKOUT	V — Valid
D — DATA	X — No Longer Valid
G — Buswidth	Z — Floating
H — HOLD	
HA — HOLDA	
I — ALE/ADV	
BR — BREQ	
R — RD	
W — WR/WRB/WRL	
X — XTAL	
Y — READY	
O — Data Out	


EXTERNAL CRYSTAL CONNECTIONS




EXTERNAL CLOCK CONNECTIONS



AC TESTING INPUT, OUTPUT WAVEFORMS



FLOAT WAVEFORMS



EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:

- H— High
- L— Low
- V— Valid
- X— No Longer Valid
- Z— Floating

Signals:

- A— Address
- B— BHE
- C— CLKOUT
- D— DATA
- G— Buswidth
- H— $\overline{\text{HOLD}}$
- HA— $\overline{\text{HLDA}}$
- L— ALE/ $\overline{\text{ADV}}$
- BR— $\overline{\text{BREQ}}$
- R— $\overline{\text{RD}}$
- W— $\overline{\text{WR/WRH/WRL}}$
- X— XTAL1
- Y— READY
- Q— Data Out


AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT TIMING—SHIFT REGISTER MODE (MODE 0)

Symbol	Parameter	Min	Max	Units
T_{XLXL}	Serial Port Clock Period (BRR \geq 8002H)	$6 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR \geq 8002H)	$4 T_{OSC} - 50$	$4 T_{OSC} + 50$	ns
T_{XLXL}	Serial Port Clock Period (BRR = 8001H)	$4 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR = 8001H)	$2 T_{OSC} - 50$	$2 T_{OSC} + 50$	ns
T_{QVXH}	Output Data Valid to Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHGX}	Output Data Hold after Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHGX}	Next Output Data Valid after Clock Rising Edge		$2 T_{OSC} + 50$	ns
T_{DVXH}	Input Data Setup to Clock Rising Edge	$T_{OSC} + 50$		ns
T_{XHDH}	Input Data Hold after Clock Rising Edge	0		ns
T_{XHQZ}	Last Clock Rising to Output Float		$1 T_{OSC}$	ns

WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE (MODE 0)



A to D CHARACTERISTICS

The A/D converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of V_{REF} .

TARGETED 10-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T_A	Ambient Temperature Commercial Temp.	0	+70	°C
V_{CC}	Digital Supply Voltage	3.0	3.6	V
V_{REF}	Analog Supply Voltage	3.0	3.6	V
ANGND	Analog Ground Voltage	$V_{SS} - 0.30$	$V_{CC} + 0.30$	V
T_{SAM}	Sample Time	1.0		$\mu s^{(1)}$
T_{CONV}	Conversion Time	10	20	$\mu s^{(1)}$
F_{OSC}	Oscillator Frequency	8.0	16.0	MHz

NOTE:

1. The value of AD_TIME is selected to meet these specifications.

TARGETED 10-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

Parameter	Typical ⁽¹⁾	Minimum	Maximum	Units*	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	± 3	LSBs	
Full Scale Error	0.25 ± 0.5			LSBs	
Zero Offset Error	0.25 ± 0.5			LSBs	
Non-Linearity	1.0 ± 2.0	0	± 3	LSBs	
Differential Non-Linearity Error		> -1	+2	LSBs	
Channel-to-Channel Matching	± 0.1	0	± 1	LSBs	
Repeatability	± 0.25			LSBs	
Temperature Coefficients:					
Offset	0.009			LSB/°C	
Full Scale	0.009			LSB/°C	
Differential Non-Linearity	0.009			LSB/°C	
Off Isolation		-60		dB	2, 3
Feedthrough	-60			dB	2
V_{CC} Power Supply Rejection	-60			dB	2
Input Series Resistance		750	1.2K	Ω	4
Voltage on Analog Input Pin		ANGND - 0.3	$V_{REF} + 0.3$	V	5, 6
DC Input Leakage		0	± 3.0	μA	
Sampling Capacitor	3			pF	

NOTES:

*An "LSB" as used here has a value of approximately 3 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms.)

1. These values are expected for most parts at 25°C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make is guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

5. These values may be exceeded if the pin current is limited to ± 2 mA.

6. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.

7. All conversions performed with processor in IDLE mode.

TARGETED 8-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T_A	Ambient Temperature Commercial Temp.	0	+ 70	°C
V_{CC}	Digital Supply Voltage	3.0	3.6	V
V_{REF}	Analog Supply Voltage	3.0	3.6	V
ANGND	Analog Ground Voltage	$V_{SS} - 0.30$	$V_{SS} + 0.30$	V
T_{SAM}	Sample Time	1.0		$\mu s^{(1)}$
T_{CONV}	Conversion Time	7	20	$\mu s^{(1)}$
F_{OSC}	Oscillator Frequency	8.0	16.0	MHz

NOTE:

1. The value of AD_TIME is selected to meet these specifications.

TARGETED 8-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

Parameter	Typical ⁽¹⁾	Minimum	Maximum	Units*	Notes
Resolution		256 8	256 8	Levels Bits	
Absolute Error		0	± 1	LSBs	
Full Scale Error	± 0.5			LSBs	
Zero Offset Error	± 0.5			LSBs	
Non-Linearity		0	± 1	LSBs	
Differential Non-Linearity Error		> -1	+ 1	LSBs	
Channel-to-Channel Matching			± 1	LSBs	
Repeatability	± 0.25			LSBs	
Temperature Coefficients:					
Offset	0.003			LSB/°C	
Full Scale	0.003			LSB/°C	
Differential Non-Linearity	0.003			LSB/°C	
Off Isolation		- 60		dB	2, 3
Feedthrough	- 60			dB	2
V_{CC} Power Supply Rejection	- 60			dB	2
Input Series Resistance		750	1.2K	Ω	4
Voltage on Analog Input Pin		$V_{SS} - 0.3$	$V_{REF} + 0.3$	V	5, 6
DC Input Leakage		0	± 3.0	μA	
Sampling Capacitor	3			pF	

NOTES:

*An "LSB" as used here has a value of approximately 12 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make is guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

5. These values may be exceeded if pin current is limited to ± 2 mA.

6. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.

7. All conversions performed with processor in IDLE mode.

TARGETED OPERATING CONDITIONS DURING PROGRAMMING

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature During Programming	20	30	C
V _{CC}	Supply Voltage During Programming	4.5	5.5	V(1)
V _{REF}	Reference Supply Voltage During Programming	4.5	5.5	V(1)
V _{PP}	Programming Voltage	12.25	12.75	V(2)
V _{EA}	EA Pin Voltage	12.25	12.75	V(2)
F _{OSC}	Oscillator Frequency during Auto and Slave Mode Programming	6.0	8.0	MHz

NOTES:

1. V_{CC} and V_{REF} should nominally be at the same voltage during programming.
2. V_{PP} and V_{EA} must never exceed the maximum specification, or the device may be damaged.
3. V_{SS} and ANGND should nominally be at the same potential (0V).
4. Load capacitance during Auto and Slave Mode programming = 150 pF.

AC OTPROM PROGRAMMING CHARACTERISTICS (SLAVE MODE)

Symbol	Description	Min	Max	Units
T _{SHLL}	Reset High to First $\overline{\text{PALE}}$ Low	1100		T _{osc}
T _{LLH}	$\overline{\text{PALE}}$ Pulse Width	50		T _{osc}
T _{AVLL}	Address Setup Time	0		T _{osc}
T _{LLAX}	Address Hold Time	100		T _{osc}
T _{PLDV}	$\overline{\text{PROG}}$ Low to Word Dump Valid		50	T _{osc}
T _{PHDX}	Word Dump Data Hold		50	T _{osc}
T _{DVPL}	Data Setup Time	0		T _{osc}
T _{PLDX}	Data Hold Time	400		T _{osc}
T _{PLPH} ⁽¹⁾	$\overline{\text{PROG}}$ Pulse Width	50		T _{osc}
T _{PHLL}	$\overline{\text{PROG}}$ High to Next $\overline{\text{PALE}}$ Low	220		T _{osc}
T _{LHPL}	$\overline{\text{PALE}}$ High to $\overline{\text{PROG}}$ Low	220		T _{osc}
T _{PHPL}	$\overline{\text{PROG}}$ High to Next $\overline{\text{PROG}}$ Low	220		T _{osc}
T _{PHIL}	$\overline{\text{PROG}}$ High to AINC Low	0		T _{osc}
T _{ILIH}	AINC Pulse Width	240		T _{osc}
T _{ILVH}	PVER Hold after AINC Low	50		T _{osc}
T _{ILPL}	AINC Low to $\overline{\text{PROG}}$ Low	170		T _{osc}
T _{PHVL}	$\overline{\text{PROG}}$ High to PVER Valid		220	T _{osc}

NOTE:

1. This specification is for the Word Dump Mode. For programming pulses, use the Modified Quick Pulse Algorithm.

DC EPROM PROGRAMMING CHARACTERISTICS


Symbol	Description	Min	Max	Units
I_{PP}	V_{PP} Supply Current (When Programming)		100	mA

NOTE:


Do not apply V_{PP} until V_{CC} is stable and within specifications and the oscillator/clock has stabilized or the device may be damaged.

EPROM PROGRAMMING WAVEFORMS


SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE



SLAVE PROGRAMMING MODE IN WORD DUMP WITH AUTO INCREMENT



SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM WITH REPEATED PROG PULSE AND AUTO INCREMENT



8XL196KD ERRATA

None known.

DATA SHEET REVISION HISTORY

This data sheet is valid for devices with a "B" at the end of the topside tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

None known.

DATA SHEET REVISION HISTORY

This data sheet is valid for devices with a "B" at the end of the top-side tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

Data Sheet



9

8XC196KR\KQ\JR\10

Data Sheet

e

8XC196KR/KQ/JR/JQ COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER

87C196KR/KQ/JR/JQ—16 Kbytes of On-Chip OTPROM

80C196KR/KQ/JR/JQ—ROMless

- High Performance CHMOS 16-Bit CPU
- 16 MHz Operating Frequency
- Up to 488 Bytes of On-Chip Register RAM
- 256 Bytes of Additional RAM (Code or Data RAM)
- Register-Register Architecture
- 8 Channel/10-Bit A/D with Sample/Hold
- 37 Prioritized Interrupt Sources
- Up to Seven 8-Bit (56) I/O Ports
- Full Duplex Serial I/O Port (SIO) and Full Duplex Synchronous Serial I/O Port (SSIO) with Dedicated Baud Rate Generators
- Interprocessor Communication Slave Port
- Watchdog Timer
- High-Speed Peripheral Transaction Server (PTS)
- Two Programmable 16-Bit Timer/Counters with Prescale, Cascading, Standard and Quadrature Counting Inputs
- 10 High-Speed Capture/Compare (EPA)
- Two Dedicated High Speed Compare Registers
- Two Flexible 16-Bit Timer/Counters
- Quadrature Counting Inputs
- Flexible 8-/16-Bit External Bus
- Programmable Bus (HOLD/HLDA)
- 1.75 μ s 16 x 16 Multiply
- 3 μ s 32/16 Divide
- Extended Temperature Available
- 68-Pin and 52-Pin PLCC Packages

Device	Pins/Package	OTPROM	Reg RAM	Internal RAM	I/O	EPA	SIO	SSIO	A/D
87C196KR	68 p PLCC	16K	512	256	56	10	Y	Y	8
87C196KQ	68 p PLCC	12K	384	128	56	10	Y	Y	8
87C196JR	52 p PLCC	16K	512	256	41	6	Y	Y	6
87C196JQ	52 p PLCC	12K	384	128	41	6	Y	Y	6
80C196KR	68 p PLCC	0	512	256	56	10	Y	Y	8
80C196KQ	68 p PLCC	0	384	128	56	10	Y	Y	8
80C196JR	52 p PLCC	0	512	256	41	6	Y	Y	6
80C196JQ	52 p PLCC	0	384	128	41	6	Y	Y	6

The 87C196KR/KQ/JR/JQ devices represent the 4th generation of MCS®-96 products implemented on Intel's advanced 1 micron process technology. These products are members of the 80C196 family of devices and the instruction set is the same as that of the 80C196KC. The 87C196JR is a 52-lead version of the 87C196KR device, while the 87C196KQ/JQ are memory scalars of the 87C196KR/JR.

The MCS-96® family members are all high-performance microcontrollers with a 16-bit CPU. The 87C196KR is composed of the high-speed (16 MHz) core as well as the following peripherals: up to 16 Kbytes of on-chip EPROM, up to 512 bytes of Register RAM, 256 bytes of Code RAM, an eight-channel 10-bit analog to digital converter, an (8096 compatible) asynchronous/synchronous serial I/O port, an additional synchronous serial I/O port, 10 modularized multiplexed capture and compare channels (called the Event Processor Array), a sophisticated prioritized interrupt structure with the programmable Peripheral Transaction Server (PTS).

With the commercial (standard) temperature option, operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the extended (**Express**) temperature range option, operational characteristics are guaranteed over the temperature range of -40°C to +85°C. Unless otherwise noted, the specifications are the same for both options.

See the prefix identification for extended temperature designers.




Figure 1. Block Diagram

0FFFFH 06000H	External Memory
05FFFH 02080H	Internal ROM/EPROM or External Memory
0207FH 0205EH	Reserved
0205DH 02040H	PTS Vectors
0203FH 02030H	Interrupt Vectors (upper)
0202FH 02020H	ROM/EPROM Security Key
0201FH	Reserved
0201BH	Reserved (must contain 20H)
0201AH	CCB1
02019H	Reserved (must contain 20H)

02018H	CCB0
02017H 02014H	Reserved
02013H 02000H	Interrupt Vectors (lower)
01FFFH 01F00H	Internal SFRs
01EFFF 00500H	External Memory
004FFF 00400H	Internal RAM
003FFF 00200H	External Memory
001FFF 18H	Register File
17H 00H	CPU SFR's

NOTES:

1. Reserved memory locations must contain 0FFH unless noted.
2. Reserved SFR bit locations must contain 0H unless noted.
3. **WARNING:** Reserved memory locations must not be written or read. The contents and/or function of these locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.

Process Information

The 8XC196KR/JR/KQ/JQ is manufactured on PX29.5, a CHMOS IV process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order Number 210997.

Table 1. Prefix Identification

Device	Commercial PLCC	Express PLCC
80C196KR	N80C196KR	*TN80C196KR
80C196JR	N80C196JR	*TN80C196JR
80C196KQ	N80C196KQ	*TN80C196KQ
80C196JQ	N80C196JQ	*TN80C196JQ
87C196KR	N87C196KR	*TN87C196KR
87C196JR	N87C196JR	*TN87C196JR
87C196KQ	N87C196KQ	*TN87C196KQ
87C196JQ	N87C196JQ	*TN87C196JQ

*T = Extended Temperature, no burn-in.

Table 2. Thermal Characteristics

Package	θ_{ja}	θ_{jc}
52-Lead PLCC	35°C/W	12°C/W
68-Lead PLCC	35°C/W	13°C/W

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operating conditions and application. See Intel *Packaging Handbook*, (Order Number 240800) for a description of Intel's thermal impedance test methodology.




Figure 2. Package Diagrams




Figure 2. Package Diagrams (Continued)

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (+ 5V).
V _{SS}	Digital circuit ground (0V). There are three V _{SS} pins, all of which MUST be connected.
V _{REF}	Reference for the A/D converter (+ 5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} .
V _{PP}	Programming voltage for the OTPROM parts. It should be + 12.5V for programming. It is also the timing pin for the return from powerdown circuit. If this function is not used, V _{PP} must be tied to V _{CC} .
ACH0–ACH7/PORT0	Analog inputs to the on-chip A/D converter.
AINC	Input to automatically increment the address when in Programming mode.
ALE/ADV/P5.0	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options allow a latch to demultiplex the address/data bus. When the pin is ADV, it goes inactive (high) at the end of the bus cycle. When the pin is ALE, the address can be latched on the falling edge. ALE/ADV is active only during external memory accesses. Can be used as standard I/O when not used as ALE.
BHE/WRH/P5.5	Byte High Enable or Write High output, as selected by the CCR. BHE = 0 selects the bank of memory that is connected to the high byte of the data bus. If the WRH function is selected, the pin will go low if the bus cycle is writing to an odd memory location. BHE/WRH is only valid during 16-bit external memory cycles. Can be used as standard I/O when not used as BHE/WRH.
BREQ/P2.3	Bus Request output activated when the bus controller has a pending external memory cycle. Can be used as standard I/O when not used as BREQ.
BUSWIDTH/P5.7	Input for bus width selection. If CCR bit 1 = 1 and CCR1 bit 2 = 1, this pin dynamically controls the Bus width of the bus cycle in progress. If BUSWIDTH is low, an 8-bit cycle occurs. If BUSWIDTH is high, a 16-bit cycle occurs. Can be used as standard I/O when not used as BUSWIDTH.
CLKOUT/P2.7	Output of the internal clock generator. The frequency is 1/2 the oscillator frequency. It has a 50% duty cycle. Can be used as standard I/O when not used as CLKOUT.
CPVER	Cumulative Program Verify output. Indicates when all EPROM locations program correctly.
EA	Input for memory select (External Access). EA = 1 causes memory accesses from locations 2000H to 5FFFH to be directed to on-chip EPROM/ROM. EA = 0 causes all memory accesses to be directed to off-chip memory. EA = + 12.5V causes execution to begin in the Programming Mode. EA is latched at reset.
EPA0–7/PORT1 EPA8–9/P6.0–6.1	Event Processor Array pin for High Speed capture and compare. EPA0 and EPA2 also function as T2CLK and T2DIR. Can be used as standard I/O when not used as EPA or T2 clock functions.
EXTINT/P2.2	A positive transition on this pin causes a maskable interrupt vector through memory location 203CH. May be used as standard I/O if not used as EXTINT.
HLDA/P2.6	Bus Hold Acknowledge output indicating release of the bus. Can be used as standard I/O when not used as HLDA.
HOLD/P2.5	Bus Hold input requesting control of the bus. Can be used as standard I/O when not used as HOLD.

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
INST/P5.1	Output high during an external memory instruction fetch. INST is valid throughout the bus cycle. INST is low otherwise. Can be used as standard I/O when not used as INST.
INTOUT/P2.4	Interrupt output indicating that a pending interrupt requires use of the external bus. Can be used as standard I/O if not used as INTOUT.
NMI	A positive transition causes a non-maskable interrupt vector through memory location 203EH. If not used, this pin should be tied to V _{SS} . May be used by Intel Evaluation boards.
PACT	Output that indicates when the device is currently programming itself. Not active during slave programming.
PALE	Input to latch the address during programming modes.
PMODE.0–PMODE.3	Programming mode select inputs.
PORT0	8-bit high impedance input-only port. Also used as A/D converter inputs. Port 0 pins should not be left floating. These pins are also used as inputs by EPROM parts to select the Programming Mode.
PORT1	8-bit bidirectional standard I/O port. All of its pins are shared with the EPA.
PORT2	8-bit bidirectional standard I/O port. All of its pins are shared with other functions (TxD, RxD, EXTINT, BREQ, INTOUT, HOLD, HLDA, CLKOUT).
PORT3 PORT4	8-bit bidirectional standard I/O with open drain outputs. These pins are shared with the multiplexed address/data bus which uses strong internal pullups.
PORT5	8-bit bidirectional standard I/O port. All of its pins are shared with other functions (ALE/ADV, INST, WR/WRL, RD, SLPINT, BHE/WRH, READY, BUSWIDTH).
PORT6	8-bit bidirectional standard I/O port. All of its pins are shared with other functions (EPA8, EPA9, T1CLK, T1DIR, SC0, SD0, SC1, SD1).
PROG	Programming mode enable input.
PVER	Program Verify output. Goes high after a byte/word is programmed to indicate a successful operation.
RD/P5.3	Read signal output to external memory. RD is low only during external memory reads. Can be used as standard I/O when not used as RD.
READY/P5.6	Ready input to lengthen external memory cycles. If READY = 1, CPU operation continues in a normal manner. If READY = 0 with the appropriate timings, the memory controller inserts wait states until the next positive transition of CLKOUT occurs with READY = 1. Can be used as standard I/O when not used as READY.
RESET	Reset input to and output from the chip. Held low for at least 16 state times to reset the chip. The subsequent low to high transition resynchronizes CLKOUT and commences a 10-state time sequence. Input high for normal operation. RESET has an internal pullup.
RXD/P2.1	Receive data input pin for the Serial I/O port. Can be used as standard I/O if not used as RXD.
SLPCS	Slave port chip select input pin. Can be used as standard I/O if not used as SLPCS.
SLPINT/P5.4	Slave Port Interrupt Output pin. Can be used as standard I/O when not used as SLPINT.
SSIO/P6.4–6.7 (SC0, SD0, SC1, SD1)	Synchronous Serial I/O pins. SC0/SC1 serve as clock pins and SD0/SD1 are data pins. Can be used as standard I/O if not used for serial I/O.

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS**

Storage Temperature -60°C to +150°C
Ambient Temperature under Bias -55°C to +125°C
Voltage from V_{PP} or $\bar{E}A$ to V_{SS} or $ANGND$ -0.5V to +13.0V
Voltage from Any Other Pin to V_{SS} or $ANGND$ -0.5V to +7.0V
This includes V_{PP} on ROM and CPU devices.	
Power Dissipation 1.0W
(based on PACKAGE heat transfer limitations, not device power consumption)	

NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

***WARNING:** Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T_A	Ambient Temperature under Bias Commercial Temp.	0	+70	°C
T_A	Ambient Temperature under Bias Extended Temp.	-40	+85	°C
V_{CC}	Digital Supply Voltage	4.50	5.50	V
V_{REF}	Analog Supply Voltage	4.50	5.50	V
F_{OSC}	Oscillator Frequency	4	16	MHz(4)

NOTE:

$ANGND$ and V_{SS} should be nominally at the same potential.

DC CHARACTERISTICS (Over Specified Operating Conditions)(9)


Symbol	Parameter	Min	Typ(6)	Max	Units	Test Conditions
V_{IL}	Input Low Voltage (All Pins)	-0.5V		$0.3 V_{CC}$	V	
V_{IH}	Input High Voltage	$0.7 V_{CC}$		$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage (Outputs Configured as Push/Pull)			0.3 0.45 1.5	V V V	$I_{OL} = 200 \mu A(3, 5)$ $I_{OL} = 3.2 \text{ mA}$ $I_{OL} = 7.0 \text{ mA}$
V_{OH}	Output High Voltage (Outputs Configured as Push/Pull)	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$			V V V	$I_{OH} = -200 \mu A(3, 5, 8)$ $I_{OH} = -3.2 \text{ mA}$ $I_{OH} = -7.0 \text{ mA}$
V_{OH2}	Output High Voltage in RESET	$V_{CC} - 1V$			V	$I_{OH} = -15 \mu A(1, 7)$
I_{LI}	Input Leakage Current (Std. Inputs)			± 10	μA	$V_{SS} < V_{IN} < V_{CC} - 0.3V(2)$
I_{LI1}	Input Leakage Current (Port 0—A/D Inputs)		± 1	± 3	μA	$V_{SS} < V_{IN} < V_{REF}$
I_{IH}	Input High Current (NMI)			+175	μA	$V_{SS} < V_{IN} < V_{CC} - 0.3V(10)$

DC CHARACTERISTICS (Over Specified Operating Conditions)⁽⁹⁾ (Continued)

Symbol	Parameter	Min	Typ ⁽⁶⁾	Max	Units	Test Conditions
I _{CC}	V _{CC} Supply Current		60	75	mA	XTAL1 = 16 MHz, V _{CC} = V _{PP} = V _{REF} = 5.5V (While Device in Reset)
I _{REF}	A/D Reference Supply Current		2	.5	mA	
I _{IDLE}	Idle Mode Current		15	30	mA	XTAL1 = 16 MHz, V _{CC} = V _{PP} = V _{REF} = 5.5V
I _{PD}	Powerdown Mode Current ⁽⁶⁾		50	TBD	μA	V _{CC} = V _{PP} = V _{REF} = 5.5V
R _{RST}	Reset Pullup Resistor	6K		65K	Ω	
C _S	Pin Capacitance (Any Pin to V _{SS})			10	pF	F _{TEST} = 1.0 MHz
R _{WPU}	Weak Pullup Resistance (Approx)		150K		Ω	(6)

NOTES:

1. All BD (Bidirectional) pins except INST and CLKOUT. BD pins include Port1, Port2, Port3, Port4, Port5 (as a port), and Port6.
2. Standard Input pins include XTAL1, EA, RESET, and Port 1/2/3/4/5/6 when setup as inputs.
3. All Bidirectional I/O pins when configured as Outputs (Push/Pull).
4. Device is Static and should operate below 1 Hz, but only tested down to 4 MHz.
5. Maximum I_{OL}/I_{OH} currents per pin will be characterized and published at a later date.
6. Typicals are based on limited number of samples and are not guaranteed. The values listed are at room temperature and V_{REF} = V_{CC} = 5.0V.
7. Violating these specifications in reset may cause the device to enter test modes (P5.4 and P2.6).
8. This specification applies to P3/4 only when used as an address bus supplying the address.
9. All voltages are referenced relative to V_{SS}. When used, V_{SS} refers to the device pin.
10. Worst case is at upper limit of test conditions.



AC CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The system must meet these specifications to work with the 87C196KR/KQ/JR/JQ:

Symbol	Parameter	Min	Max	Units
T_{AVYV}	Address Valid to READY Setup		$2 T_{OSC} - 75$	ns ⁽²⁾
T_{LLYV}	ALE Low to READY Setup		$T_{OSC} - 70$	ns ⁽²⁾
T_{LYLH}	Non READY Time	No Upper Limit		ns
T_{CLYX}	READY Hold after CLKOUT Low	0	$T_{OSC} - 30$	ns ^(1, 2)
T_{LLYX}	READY Hold after ALE Low	$T_{OSC} - 15$	$2 T_{OSC} - 40$	ns ^(1, 2)
T_{AVGV}	Address Valid to Buswidth Setup		$2 T_{OSC} - 75$	ns ⁽²⁾
T_{LLGV}	ALE Low to Buswidth Setup		$T_{OSC} - 60$	ns ⁽²⁾
T_{CLGX}	Buswidth Hold after CLKOUT Low	0		ns ⁽²⁾
T_{AVDV}	Address Valid to Input Data Valid		$3 T_{OSC} - 55$	ns
T_{RLDV}	\overline{RD} Active to Input Data Valid		$T_{OSC} - 22$	ns
T_{CLDV}	CLKOUT Low to Input Data Valid		$T_{OSC} - 50$	ns
T_{RHDZ}	End of \overline{RD} to Input Data Float		T_{OSC}	ns
T_{RXDX}	Data Hold after \overline{RD} Inactive	0		ns

NOTE:

1. If max is exceeded, additional wait states will occur.
2. Does not apply to JR/JQ.

T_{AVYV}	Address Valid to READY Setup		$2 T_{OSC} - 75$	ns ⁽²⁾
T_{LLYV}	ALE Low to READY Setup		$T_{OSC} - 70$	ns ⁽²⁾
T_{LYLH}	Non READY Time	No Upper Limit		ns
T_{CLYX}	READY Hold after CLKOUT Low	0	$T_{OSC} - 30$	ns ^(1, 2)
T_{LLYX}	READY Hold after ALE Low	$T_{OSC} - 15$	$2 T_{OSC} - 40$	ns ^(1, 2)
T_{AVGV}	Address Valid to Buswidth Setup		$2 T_{OSC} - 75$	ns ⁽²⁾
T_{LLGV}	ALE Low to Buswidth Setup		$T_{OSC} - 60$	ns ⁽²⁾
T_{CLGX}	Buswidth Hold after CLKOUT Low	0		ns ⁽²⁾
T_{AVDV}	Address Valid to Input Data Valid		$3 T_{OSC} - 55$	ns
T_{RLDV}	\overline{RD} Active to Input Data Valid		$T_{OSC} - 22$	ns
T_{CLDV}	CLKOUT Low to Input Data Valid		$T_{OSC} - 50$	ns
T_{RHDZ}	End of \overline{RD} to Input Data Float		T_{OSC}	ns
T_{RXDX}	Data Hold after \overline{RD} Inactive	0		ns

NOTES:
1. Testing performed at 4.0 MHz; however, the device is state by design and will typically operate below 7 MHz.
2. Typical specifications; not guaranteed.
3. Assuming back-to-back bus cycles.
4. 8-bit bus only.
5. If wait states are used, add $2 T_{OSC}$ to n, where n = number of wait states.
6. Does not apply to JR/JQ.

AC CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.


The 87C196KR/KQ/JR/JQ will meet these specifications.

Symbol	Parameter	Min	Max	Units
F _{XTAL}	Oscillator Frequency	4.0	16.0	MHz ⁽¹⁾
T _{OSC}	Oscillator Period (1/F _{xtal})	62.5	250	ns
T _{XHCH}	XTAL1 High to CLKOUT High or Low	20	110	ns ⁽²⁾
T _{CLCL}	CLKOUT Period	2 T _{OSC}		ns
T _{CHCL}	CLKOUT High Period	T _{OSC} - 10	T _{OSC} + 15	ns
T _{CLLH}	CLKOUT Falling Edge to ALE Rising	- 10	15	ns
T _{LLCH}	ALE/ $\overline{\text{ADV}}$ Falling Edge to CLKOUT Rising	- 20	15	ns
T _{LHLH}	ALE/ $\overline{\text{ADV}}$ Cycle Time	4 T _{OSC}		ns ⁽⁵⁾
T _{LHLL}	ALE/ $\overline{\text{ADV}}$ High Period	T _{OSC} - 10	T _{OSC} + 10	ns
T _{AVLL}	Address Setup to ALE/ $\overline{\text{ADV}}$ Falling Edge	T _{OSC} - 15		ns
T _{LLAX}	Address Hold after ALE/ $\overline{\text{ADV}}$ Falling Edge	T _{OSC} - 40		ns
T _{LLRL}	ALE/ $\overline{\text{ADV}}$ Falling Edge to $\overline{\text{RD}}$ Falling Edge	T _{OSC} - 30		ns
T _{RLCL}	$\overline{\text{RD}}$ Low to CLKOUT Falling Edge	4	30	ns
T _{RLRH}	$\overline{\text{RD}}$ Low Period	T _{OSC} - 5		ns ⁽⁵⁾
T _{RHLH}	$\overline{\text{RD}}$ Rising Edge to ALE/ $\overline{\text{ADV}}$ Rising Edge	T _{OSC}	T _{OSC} + 25	ns ⁽³⁾
T _{RLAZ}	$\overline{\text{RD}}$ Low to Address Float		5	ns
T _{LLWL}	ALE/ $\overline{\text{ADV}}$ Falling Edge to $\overline{\text{WR}}$ Falling Edge	T _{OSC} - 10		ns
T _{CLWL}	CLKOUT Low to $\overline{\text{WR}}$ Falling Edge	- 5	25	ns
T _{QVWH}	Data Stable to $\overline{\text{WR}}$ Rising Edge	T _{OSC} - 23		ns
T _{CHWH}	CLKOUT High to $\overline{\text{WR}}$ Rising Edge	- 10	15	ns
T _{WLWH}	$\overline{\text{WR}}$ Low Period	T _{OSC} - 30		ns ⁽⁵⁾
T _{WHQX}	Data Hold after $\overline{\text{WR}}$ Rising Edge	T _{OSC} - 25		ns
T _{WHLH}	$\overline{\text{WR}}$ Rising Edge to ALE/ $\overline{\text{ADV}}$ Rising Edge	T _{OSC} - 10	T _{OSC} + 15	ns ⁽³⁾
T _{WHBX}	$\overline{\text{BHE}}$, INST Hold after $\overline{\text{WR}}$ Rising Edge	T _{OSC} - 10		ns ⁽⁶⁾
T _{WHAX}	AD8-15 Hold after $\overline{\text{WR}}$ Rising Edge	T _{OSC} - 30 ⁽⁴⁾		ns
T _{RHBX}	$\overline{\text{BHE}}$, INST Hold after $\overline{\text{RD}}$ Rising Edge	T _{OSC} - 10		ns ⁽⁶⁾
T _{RHAX}	AD8-15 Hold after $\overline{\text{RD}}$ Rising Edge	T _{OSC} - 30 ⁽⁴⁾		ns
T _{BVLL}	$\overline{\text{BHE}}$ Valid to ALE Falling Edge	T _{OSC} - 15		ns ⁽⁶⁾


NOTES:

1. Testing performed at 4.0 MHz, however, the device is static by design and will typically operate below 1 Hz.
2. Typical specifications, not guaranteed.
3. Assuming back-to-back bus cycles.
4. 8-bit bus only.
5. If wait states are used, add 2 T_{OSC} × n, where n = number of wait states.
6. Does not apply to JR/JQ.

System Bus Timing



Buswidth Timings



HOLD/HLDA Timings

Symbol	Description	Min	Max	Units	Notes
T_{HVCH}	HOLD Setup	65		ns	(1, 2)
T_{CLHAL}	CLKOUT Low to \overline{HLDA} Low	-15	15	ns	(2)
T_{CLBRL}	CLKOUT Low to \overline{BREQ} Low	-15	15	ns	(2)
T_{AZHAL}	\overline{HLDA} Low to Address Float		25	ns	(2)
T_{BZHAL}	\overline{HLDA} Low to \overline{BHE} , \overline{INST} , \overline{RD} , \overline{WR} Weakly Driven		25	ns	(2)
T_{CLHAH}	CLKOUT Low to \overline{HLDA} High	-15	15	ns	(2)
T_{CLBRH}	CLKOUT Low to \overline{BREQ} High	-15	15	ns	(2)
T_{HAHAX}	\overline{HLDA} High to Address No Longer Float	-15		ns	(2)
T_{HAHBV}	\overline{HLDA} High to \overline{BHE} , \overline{INST} , \overline{RD} , \overline{WR} Valid	-10		ns	(2)
T_{CLLH}	CLKOUT Low to ALE High	-10	15	ns	

NOTE:


1. To guarantee recognition at next clock.
2. Does not apply to JR/JQ.

HOLD LATENCY

	Max
Internal Access	1.5 States
16-Bit External Execution	2.5 States
8-Bit External Execution	4.5 States

DC SPECIFICATIONS IN HOLD


Parameter	Min	Max	Units
Weak Pullups on \overline{ADV} , \overline{RD} , \overline{WR} , \overline{WRL} , \overline{BHE}	50K	250K	$V_{CC} = 5.5V$, $V_{IN} = 0.45V$
Weak Pulldowns on ALE, \overline{INST}	10K	50K	$V_{CC} = 5.5V$, $V_{IN} = 2.4V$




270912-7

Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Oscillator Frequency	4.0	16	MHz
T_{XLXL}	Oscillator Period (T_{OSC})	62.5	250	ns
T_{XHXX}	High Time	$0.35 T_{OSC}$	$0.65 T_{OSC}$	ns
T_{XLXX}	Low Time	$0.35 T_{OSC}$	$0.65 T_{OSC}$	ns
T_{XLXH}	Rise Time		10	ns
T_{XHXL}	Fall Time		10	ns

EXTERNAL CLOCK DRIVE WAVEFORMS




EXTERNAL CRYSTAL CONNECTIONS



NOTE:


Keep oscillator components close to chip and use short, direct traces to XTAL1, XTAL2 and V_{SS} . When using quartz crystals, typically C1 \approx 22 pF and C2 \approx 22 pF. When using ceramic resonators, consult manufacturer for recommended circuitry.

EXTERNAL CLOCK CONNECTIONS




*Required if TTL driver used.
Not needed if CMOS driver is used.

AC TESTING INPUT, OUTPUT WAVEFORMS



FLOAT WAVEFORMS



EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:

H— High
L— Low
V— Valid
X— No Longer Valid
Z— Floating

Signals:

A— Address
B— \overline{BHE}
BR— \overline{BREQ}
C— CLKOUT
D— DATA
G— Buswidth
H— HOLD
HA— HLDA
L— ALE/ \overline{ADV}
Q— Data Out
R— \overline{RD}
W— $\overline{WR}/\overline{WRH}/\overline{WRI}$
X— XTAL1
Y— READY

AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE (MODE 0)


SERIAL PORT TIMING—SHIFT REGISTER MODE (Over Specified Operating Conditions)

Test Conditions: Load Capacitance = 100 pF

Symbol	Parameter	Min	Max	Units
T_{XLXL}	Serial Port Clock Period	$8 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge	$4 T_{OSC} - 50$	$4 T_{OSC} + 50$	ns
T_{QVXH}	Output Data Setup to Clock Rising Edge	$3 T_{OSC}$		ns
T_{XHQX}	Output Data Hold after Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHQV}	Next Output Data Valid after Clock Rising Edge		$2 T_{OSC} + 50$	ns
T_{DVXH}	Input Data Setup to Clock Rising Edge	$2 T_{OSC} + 200$		ns
T_{XHDX}	Input Data Hold after Clock Rising Edge	0		ns
T_{XHQZ}	Last Clock Rising to Output Float		$5 T_{OSC}$	ns

WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE (MODE 0)

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE



A TO D

The speed of the A/D converter in the 10-bit or 8-bit modes can be adjusted by setting the AD_TIME special function register to the appropriate value. The AD_TIME register only programs the speed at which the conversions are performed, not the speed it can convert correctly.

The converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of V_{REF}.

A/D CONVERTER SPECIFICATION

After a conversion is started, the device is placed in the IDLE mode until the conversion is complete. Testing is performed at V_{REF} = 5.12V.

There is an AD_TEST register that allows for conversion on ANGND and V_{REF} as well as zero offset adjustment. The Absolute Error listed is WITHOUT doing any adjustments.

DC Input Leakage	5	0	±3	µA
Sampling Capacitor	2			pF
Voltage on Analog Input Pin	ANGND - 0.5	V _{REF} + 0.5		V
Input Sense Resistance	750	1.5K		Ω
V _{CC} Power Supply Rejection	-80			dB
Feedthrough	-80			dB
Off Isolation	-90			dB
Differential Non-Linearity	0.008			LSB
Fullscale	0.008			LSB
Offset	0.008			LSB
Temperature Coefficients	±0.25			LSB
Repeatability	±0.1	0	±1	LSB
Channel-to-Channel Matching	±0.1	0	±1	LSB
Differential Non-Linearity	1.0 ± 5.0	> -0.5	±3	LSB
Non-Linearity	0.25 ± 0.5			LSB
Zero Offset Error	0.25 ± 0.5			LSB
Full Scale Error	0.25 ± 0.5			LSB

NOTES:
 1. An "LSB" as used here, has a value of approximately 2 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).
 2. These values are specified for most parts at 25°C but are not tested or guaranteed.
 3. DC to 100 KHz.
 4. Resistance from device pin, through internal multiplexer, to sample capacitor.
 5. Multiplexer Break-Before-Make Guaranteed.

10-BIT A/D OPERATING CONDITIONS(1)

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Commercial Temp.	0	+ 70	°C
T _A	Ambient Temperature Extended Temp.	- 40	+ 85	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.50	5.50(2)	V
T _{SAM}	Sample Time	2.0		μs(3)
T _{CONV}	Conversion Time	16.5	19.5	μs(3)
F _{OSC}	Oscillator Frequency	4	16	MHz

NOTES:

1. ANGND and V_{SS} should nominally be at the same potential.
2. V_{REF} must not exceed V_{CC} by more than + 0.5V.
3. The value of AD_TIME is selected to meet these specifications.

10-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

Parameter	Typical (1)	Min	Max	Units*
Resolution		1024 10	1024 10	Level Bits
Absolute Error		0	±3	LSBs
Full Scale Error	0.25 ± 0.5			LSBs
Zero Offset Error	0.25 ± 0.5			LSBs
Non-Linearity	1.0 ± 2.0		±3	LSBs
Differential Non-Linearity		> -0.5	+ 0.5	LSBs
Channel-to-Channel Matching	± 0.1	0	± 1	LSBs
Repeatability	± 0.25	0		LSBs
Temperature Coefficients: Offset Fullscale Differential Non-Linearity	0.009 0.009 0.009			LSB/C LSB/C LSB/C
Off Isolation		- 60		dB(2, 3)
Feedthrough	- 60			dB(2)
V _{CC} Power Supply Rejection	- 60			dB(2)
Input Series Resistance		750	1.2K	Ω(4)
Voltage on Analog Input Pin		ANGND - 0.5	V _{REF} + 0.5	V
Sampling Capacitor	2			pF
DC Input Leakage		0	± 3	μA

NOTES:

*An "LSB", as used here, has a value of approximately 5 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.
2. DC to 100 KHz.
3. Multiplexer Break-Before-Make Guaranteed.
4. Resistance from device pin, through internal multiplexer, to sample capacitor.

8-BIT A/D OPERATING CONDITIONS⁽¹⁾

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Commercial Temp.	0	+ 70	°C
T _A	Ambient Temperature Extended Temp.	- 40	+ 85	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.50	5.50 ⁽²⁾	V
T _{SAM}	Sample Time	2.0		μs ⁽³⁾
T _{CONV}	Conversion Time	16.5	19.5	μs ⁽³⁾
F _{OSC}	Oscillator Frequency	4	16	MHz

NOTES:

1. ANGND and V_{SS} should nominally be at the same potential.
2. V_{REF} must not exceed V_{CC} by more than + 0.5V.
3. The value of AD_TIME is selected to meet these specifications.

8-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

The 8-bit mode trades off resolution for a faster conversion time. The AD_TIME register must be used when performing an 8-bit conversion.

Parameter	Typ ⁽¹⁾	Minimum	Maximum	Units*	Notes
Resolution		256 8	256 8	Levels Bits	
Absolute Error		0	± 2	LSBs	
Full Scale Error	± 0.5			LSBs	
Zero Offset Error	± 0.5			LSBs	
Non-Linearity		0	± 2	LSBs	
Differential Non-Linearity Error		> - 1	+ 1	LSBs	
Channel-to-Channel Matching			± 1	LSBs	
Repeatability	± 0.25			LSBs	
Temperature Coefficients:					
Offset	0.003			LSB/°C	
Full Scale	0.003			LSB/°C	
Differential Non-Linearity	0.003			LSB/°C	
Off Isolation		- 60		dB(2, 3)	
Feedthrough	- 60			dB(2)	
V _{CC} Power Supply Rejection	- 60			dB(2)	
Input Series Resistance		750	1.2K	Ω	
Voltage on Analog Input Pin		ANGND - 0.5	V _{REF} + 0.5	V	
Sampling Capacitor	2			pF	
DC Input Leakage		0	± 3	μA	

NOTES:

- *An "LSB", as used here, has a value of approximately 20 mV.
1. Typical values are expected for most devices at 25°C.
 2. DC to 100 KHz.
 3. Multiplexer Break-Before-Make Guaranteed.
 4. Resistance from device pin, through internal multiplexer, to sample capacitor.

OTPROM PROGRAMMING

OPERATING CONDITIONS DURING PROGRAMMING⁽³⁾

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature during Programming	20	30	°C
V _{CC}	Supply Voltage during Programming	4.5	5.5	V ⁽¹⁾
V _{REF}	Reference Supply Voltage during Programming	4.5	5.5	V ⁽¹⁾
V _{PP}	Programming Voltage	12.25	12.75	V ⁽²⁾
V _{EA}	EA Pin Voltage	12.25	12.75	V ⁽²⁾
F _{OSC}	Oscillator Frequency during Auto and Slave Mode Programming	6.0	8.0	MHz
F _{OSC}	Oscillator Frequency during Run-Time Programming	6.0	12.0	MHz

NOTES:

1. V_{CC} and V_{REF} should nominally be at the same voltage during programming.
2. V_{PP} and V_{EA} must never exceed the maximum specification, or the device may be damaged.
3. V_{SS} and ANGND should nominally be at the same potential (0V).

AC OTPROM PROGRAMMING CHARACTERISTICS

Symbol	Description	Min	Max	Units
T _{AVLL}	Address Setup Time	0		T _{OSC}
T _{LLAX}	Address Hold Time	100		T _{OSC}
T _{DVPL}	Data Setup Time	0		T _{OSC}
T _{PLDX}	Data Hold Time	400		T _{OSC}
T _{LLH}	PALE Pulse Width	50		T _{OSC}
T _{PLPH}	PROG Pulse Width ⁽¹⁾	50		T _{OSC}
T _{LHPL}	PALE High to PROG Low	220		T _{OSC}
T _{PHLL}	PROG High to Next PALE Low	220		T _{OSC}
T _{PHDX}	Word Dump Hold Time		50	T _{OSC}
T _{PHPL}	PROG High to Next PROG Low	220		T _{OSC}
T _{LHPL}	PALE High to PROG Low	220		T _{OSC}
T _{PLDV}	PROG Low to Word Dump Valid		50	T _{OSC}
T _{SHLL}	RESET High to First PALE Low	1100		T _{OSC}
T _{PHIL}	PROG High to AINC Low	0		T _{OSC}
T _{ILIH}	AINC Pulse Width	240		T _{OSC}
T _{ILVH}	PVER Hold after AINC Low	50		T _{OSC}
T _{ILPL}	AINC Low to PROG Low	170		T _{OSC}
T _{PHVL}	PROG High to PVER Valid		220	T _{OSC}

NOTE:

1. This specification is for the word dump mode. For programming pulses use 100 μ s.

DC OTPROM PROGRAMMING CHARACTERISTICS


Symbol	Parameter	Min	Max	Units
I_{PP}	V_{PP} Programming Supply Current		100	mA

NOTE:


Do not apply V_{PP} until V_{CC} is stable and within specifications and the oscillator/clock has stabilized or the device may be damaged.

OTPROM PROGRAMMING WAVEFORMS


SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE



SLAVE PROGRAMMING MODE IN WORD DUMP OR DATA VERIFY MODE WITH AUTO INCREMENT



SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM MODE WITH REPEATED PROG PULSE AND AUTO INCREMENT



87C196KR/87C196JR ERRATA

1. I_{OH2}

Current devices do not meet the test condition for V_{OH2} of $-15 \mu A$. Instead the devices are guaranteed to source a minimum of $-6 \mu A$.

87C196KR/87C196JR DESIGN CONSIDERATIONS

1. EPA Timers

Special care must be taken when resetting/writing the EPA timers. This is more of a software technique than a device errata. For example: The EPA timers do not generate a "time valid" signal when the counter is either reset or written. This means that if a compare event is programmed in the EPA/Compare channel for a value of "0000H" (when reset) or equal to a written value, the compared event will NOT happen. However, if the timers are allowed to increment/decrement to that value, that compare event WILL occur.

2. Port 6.4, 6.5, 6.6, 6.7

The user is not allowed to modify the P6_REG register when these pins are configured as Special Function P6_MODE.x = 1). During software manipulation of these registers, it is a good practice to first change the P6_MODE register, then modify the P6_REG register when switching from SF to LSIO.

3. P2.7 (CLKOUT)

Port 2.7 (CLKOUT) does not operate in open drain mode.

4. Current versions of the 8XC196KQ/JQ are fabricated with 16K of internal OTPROM, 512 bytes of register RAM, and 256 bytes of internal RAM. The memory map of the 8XC196KQ/JQ is identical to the 8XC196KR/JR. However, the extra memory locations are not tested and should not be used. Intel may disable this extra memory on future versions of the 8XC196KQ/JQ. Any software that relies on reading or writing these locations may not function correctly on future devices.

Two steps the user should always incorporate to insure future compatibility are:

- A) The program must contain a jump to a location greater than 16K before the 12K boundary is reached. This is necessary only if greater than 12K of program memory is required and portions of the program executes from internal OTPROM.
- B) Use program memory from 12K to 16K only if EA is tied to ground. Never use data memory from 180H to 1FFH or from 480H to 4FFH.

52-LEAD DEVICES

Intel offers a 52-lead version of the 87C196KR device: the 87C196JR and 87C196JQ devices.

It is important to point out some functionality differences because of future devices or to remain software consistent with the 68-lead device. Because of the absence of pins on the 52-lead device some functions are not supported.

52-Lead Unsupported Functions:

Analog Channels 0 and 1
INST Pin Functionality
SLPINT Pin Support
HLD/HLDA Functionality
External Clocking/Direction of Timer1
WRH or BHE Functions
Dynamic Buswidth
Dynamic Wait State Control

The following is a list of recommended practices when using the 52-lead device:

- (1) **External Memory.** Use an 8-bit bus mode only. There is neither a WRH or BUSWIDTH pin. The bus cannot dynamically switch from 8- to 16-bit or vice versa. Set the CCB bytes to an 8-bit only mode, using WR function only.
- (2) **Wait State Control.** Use the CCB bytes to configure the maximum number of wait states. If the READY pin is selected to be a system function, the device will lockup waiting for READY. If the READY pin is configured as LSIO (default after RESET), the internal logic will receive a logic "0" level and insert the CCB defined number of wait states in the bus cycle. DON'T USE IRC = "111".

- (3) **NMI Support.** The NMI is not bonded out. Make the NMI vector at location 203Eh vector to a Return instruction. This is for glitch safety protection only.
- (4) **Auto-Programming Mode.** The 52-lead device will ONLY support the 16-bit zero wait state bus during auto-programming.
- (5) **EPA4 through EPA7.** Since the JR and JQ devices use the KR silicon, these functions are in the device, just not bonded out. A programmer can use these as compare only channels or for other functions like software timer, start and A/D, or reset timers.
- (6) **Slave Port Support.** The Slave port can still be used on the 52-lead devices. The only function removed is the SLPINT output function.
- (7) **Port Functions.** Some port pins have been removed. P5.7, P5.6, P5.5, P5.1, P6.2, P6.3, P1.4 through P1.7, P2.3, P2.5, P0.0 and P0.1. The Px_REG, Px_MODE, and Px_DIR registers can still be updated and read. The programmer should not use the corresponding bits associated with the removed port pins to conditionally branch in software. Treat these bits as RESERVED.

Additionally, these port pins should be setup internally by software as follows:

1. Written to Px_REG as "1" or "0".
2. Configured as Push/Pull, Px_DIR as "0".
3. Configured as LSIO.

This configuration will effectively strap the pin either high or low. **DO NOT Configure as Open Drain output "1", or as an Input pin.** This device is CMOS.

This data sheet (270912-003) supercedes 270912-002 and is valid for devices with a "C" at the end of the topside tracking number. Data sheets are changed as new device information becomes available. Verify that you have the latest version before finalizing a design or ordering devices.

1. Removed the following errata:

Slave Programming Mode

EPA_MASK1/EPA_PEND1

BMOVI

PTS and Other Interrupts

Serial Port Framing Error

Remap Mode on EPA3

A/D Abort

PTS/NMI Conflict

Data Output Register Cleared

Divide Error during HOLD/READY

SIO Mode 0

EPAIPV Multiplied by Two

(These were fixed on the C-step)

2. Moved the following from Errata to Design Considerations:

EPA Timers

Port 6.4, 6.5, 6.6, 6.7 (and reworded)

P2.7 (CLKOUT)

Oscillator Noise Sensitivity

3. Added New Errata:

I_{OH2} (also existed on A-step)

4. Added SLPCS to Package Diagrams and Pin Descriptions

5. Added T_{BVLL}

6. Added I_{IH} for NMI

7. Added notes to AC Characteristics identifying specifications that do not apply to JR/JQ

8. Changed T_{CLLH} from -5 ns to -10 ns under HOLD/HLDA Timings

9. Changed T_{HVCH} from 55 ns to 65 ns

10. Changed T_{AZHAL} from 10 ns to 25 ns

11. Changed T_{BZHAL} from 10 ns to 25 ns

12. Changed I_{CC} (max) from 70 mA to 75 mA

13. Changed I_{CC} formula from (3.88 × Freq + 8.43) to (3.88X Freq + 13.43)

14. Changed V_{OH2} test point from -50 μA to -15 μA

15. Changed Note 1 in DC parameters

17. Removed NMI from standard inputs (Note 2 under DC Characteristics)

18. Removed V_{OL1} spec

19. Removed T_{CLBV}

20. Added JQ/KQ design consideration

Data sheet 270912-002 supercedes 270912-001 and is valid for devices with an "A" at the end of the topside tracking number.

1. Removed:

CPU features descriptions

Peripheral features descriptions

SFR Operation (placed in Quick Reference)

SFR Maps (placed in Quick Reference)

SFR Bit Maps (placed in Quick Reference)

I_L in DC Characteristics

T_{CLHAL} Max and T_{CLBRH} Max

Incorrect Sample and Convert time table from 8-bit A/D

2. Added:

Express options

Bullets on front page

Memory Map

Process Information

Prefix Identification

Thermal Characteristics

Programming functions to pin-out and pin descriptions

Ambient Temperature under Bias to Absolute Maximum Ratings

Note relating to Power Dissipation in Absolute Maximum Rating

Notes 8 and 9 to DC Characteristics

T_{CLBV} to AC Characteristics

Title to Buswidth timing diagram

T_{LYH} to Buswidth timing diagram

Hold latency spec

External Crystal Connection diagram

External Clock Connection diagram

10-bit A/D Operating Conditions Table

Title to 10-bit and 8-bit mode A/D Characteristics

Voltage on Analog Input Pin specification

Sampling Capacitor typical value

Note 4 to 10-bit and 8-bit A/D Specifications

8-bit A/D Operating Conditions Table

Off Isolation, Feedthrough, V_{CC} Power Supply Rejection, Input Series Resistance, Voltage on Analog Input Pin, Sampling Capacitor and DC Input Leakage to 8-bit A/D specifications

Notes 1, 2 and 3 to EPROM Programming Conditions

New Errata (Items 10 to 16)

3. Changed:

Title of data sheet from "8XC196KR/KQ/JR/JQ 16-BIT HIGH PERFORMANCE CHMOS MICRO-CONTROLLER" to "8XC196KR/KQ/JR/JQ COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER"

Several bullets on cover sheet

Register RAM numbers in table on front page to match device

Operating conditions to tabular format

Note 1 in DC Characteristics to include Ports 3 and 4

0 to V_{SS} for I_{LI} and I_{LI1} in DC Characteristics

Format of symbols in AC Characteristics

T_{CLCH} to T_{CLLH} in System Bus Timing diagram

T_{XLXL} Max from 286 ns to 250 ns

T_{XHXX} from T_{OSC} — 44 ns to 35%/65%

T_{XLXX} from T_{OSC} — 44 ns to 35%/65%

T_{XLXH} from T_{OSC} — 50 ns to 10 ns

T_{XHXL} from T_{OSC} — 50 ns to 10 ns

AC Testing Input, Output Waveform

Introductory text on A to D Characteristics and Converter Specification

DC Input Leakage from $\pm 1 \mu A$ to $\pm 3 \mu A$ in A/D Specifications.

Power Dissipation from 0.5W to 1.0W.

Wording in Float Waveform from 100 mV to 150 mV.

EPROM Programming Characteristics to Operating Conditions table.

Data sheet (270912-001) is valid for devices with an "A" at the end of the topside tracking number. This is the first version of the data sheet.

Data Sheets and Application Note

10

8XC196NT CHMOS MICROCONTROLLER WITH 1 MBYTE LINEAR ADDRESS SPACE

- 16 MHz and 20 MHz Available
- High Performance CHMOS 16-Bit CPU
- Up to 32 Kbytes of On-Chip EPROM
- Up to 1 Kbyte of On-Chip Register RAM
- Up to 512 Bytes of Internal RAM
- Register-Register Architecture
- 4 Channel/10-Bit A/D with Sample/Hold
- 37 Prioritized Interrupt Sources
- Up to Seven 8-Bit (56) I/O Ports
- Full Duplex Serial I/O Port
- Dedicated Baud Rate Generator
- Interprocessor Communication Slave Port
- Selectable Bus Timing Modes for Flexible External Memory Interfacing
- Oscillator Fail Detection Circuitry
- High Speed Peripheral Transaction Server (PTS)
- Two Dedicated 16-Bit High-Speed Compare Registers
- 10 High Speed Capture/Compare (EPA)
- Full Duplex Synchronous Serial I/O Port (SSIO)
- Two Flexible 16-Bit Timer/Counters
- Quadrature Counting Inputs
- Flexible 8-/16-Bit External Bus (Programmable)
- Programmable Bus (HOLD/HLDA)
- 1.4 μ s 16 x 16 Multiply
- 2.4 μ s 32/16 Divide
- 68-Pin Package

10

Device	Pins/Package	EPROM	Reg RAM	Code RAM	Address Space	I/O	EPA	A/D
8XC196NT16/8XC196NT20	68P PLCC	32K	1K	512	1 Mbyte	56	10	4

X = 7 EPROM Device
X = 0 ROMLESS

The 8XC196NT 16-bit microcontroller is a high performance member of the MCS 96 microcontroller family. The 8XC196NT is an enhanced 8XC196KR device with 1 Mbyte of linear address space, 1000 bytes of register RAM, 512 bytes of internal RAM, 16 MHz and 20 MHz operation and an optional 32 Kbytes of EPROM. Intel's CHMOS III-E process provides a high performance processor along with low power consumption.

The 8XC196NT is available tested at 16 MHz (8XC196NT16) and 20 MHz (8XC196NT20).

Ten high-speed capture/compare modules are provided. As capture modules event times with 200 ns resolution can be recorded and generate interrupts. As compare modules events such as toggling of a port pin, starting an A/D conversion, pulse width modulation, and software timers can be generated. Events can be based on the timer or up/down counter.




Figure 1. 8XC196NT Block Diagram

PROCESS INFORMATION

This device is manufactured on P629.5, a CHMOS III-E process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order Number 210997.

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel *Packaging Handbook* (order number 240800) for a description of Intel's thermal impedance test methodology.

Table 1. Thermal Characteristics

Package Type	θ_{JA}	θ_{JC}
PLCC	36.5°C/W	13°C/W




Figure 2. The 8XC186NT Family Nomenclature

Address (Note 7)	Description	
FFFFFFH FFA000H	External Memory	
FF9FFFH FF2080H	Internal EPROM or External Memory (Determined by \overline{EA} Pin) RESET at FF2080H	
FF207FH FF2000H	Reserved Memory (Internal EPROM or External Memory) (Determined by \overline{EA} Pin)	
FF1FFFH FF0600H	External Memory	
FF05FFFH FF0400H	Internal RAM (Identically Mapped into 00400H–005FFFH)	
FF03FFFH FF0100H	External Memory	
FF00FFFH FF0000H	Reserved for ICE	
FEFFFFH 100000H	External Memory for future devices	
FFFFFH 00A000H	984 Kbytes External Memory	
009FFFH 002080H	Internal EPROM or External Memory (Note 1)	
00207FH 002000H	Reserved Memory (Internal EPROM or External Memory) (Notes 1, 3, and 6)	
001FFFH 001FE0H	Memory Mapped Special Function Registers (SFR's)	
001FDFH 001F00H	Internal Special Function Registers (SFR's) (Note 5)	
001EFFH 000600H	External Memory	
0005FFFH 000400H	Internal RAM (Address with Indirect or Indexed Modes)	
0003FFFH 000100H	Register RAM	Upper Register File (Address with Indirect or Indexed Modes or through Windows.) (Note 2)
0000FFFH 000018H	Register RAM	
000017H 000000H	CPU SFR's	Lower Register File (Address with Direct, Indirect, or Indexed Modes.) (Notes 2, 4)

NOTES:

1. These areas are mapped internal EPROM if the REMAP bit (CCB2.2) is set and $\overline{EA} = 5V$. Otherwise they are external memory.
2. Code executed in locations 00000H to 003FFFH will be forced external.
3. Reserved memory locations must contain 0FFH unless noted.
4. Reserved SFR bit locations must be written with 0.
5. Refer to 8XC196NT User's Guide and Quick Reference for SFR descriptions.
6. **WARNING:** The contents or functions of reserved memory locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.
7. The 8XC196NT internally uses 24 bit address, but only 20 address lines are bonded out allowing 1 Mbyte external address space.




Figure 3. 68-Pin PLCC Package Diagram

Upper Register File (Address with Indirect or Indexed Modes or through Windows) (Note 2)	Register RAM	000000H to 0000FFH
Lower Register File (Address with Direct, Indirect, or Indexed Modes) (Notes 2, 4)	Register RAM	0000100H to 00001FFH
	CPU SR's	0000200H to 00002FFH

NOTES:

1. These areas are mapped internal EPROM if the REMAP bit (CC62.0) is set and EA = 5V. Otherwise they are external memory.
2. Code executed in locations 000000H to 0000FFH will be forced external.
3. Reserved memory locations must contain 0FFH unless noted.
4. Reserved CPU bit locations must be written with 0.

A Refer to 8XC196NT User's Guide and Quick Reference for SR's descriptions.

WARNING: The contents of reserved memory locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.

Y. The 8XC196NT internally uses 54 bit address, but only 50 address lines are bonded out allowing 1 Mbyte external address space.

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (+ 5V).
V _{SS} , V _{SS1} , V _{SS1}	Digital circuit ground (0V). There are multiple V _{SS} pins, all of which MUST be connected.
V _{REF}	Reference for the A/D converter (+ 5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
V _{PP}	Programming voltage for the EPROM parts. It should be + 12.5V for programming. It is also the timing pin for the return from powerdown circuit. Connect to V _{CC} if powerdown not being used.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} .
XTAL1	Input of the oscillator inverter and the internal clock generator.
XTAL2	Output of the oscillator inverter.
P2.7/CLKOUT	Output of the internal clock generator. The frequency is 1/2 the oscillator frequency. It has a 50% duty cycle. Also LSIO pin.
RESET	Reset input to and open-drain output from the chip. RESET has an internal pullup.
P5.7/BUSWIDTH	Input for bus width selection. If CCR bit 1 is a one and CCR1 bit 2 is a one, this pin dynamically controls the Buswidth of the bus cycle in progress. If BUSWIDTH is low, an 8-bit cycle occurs, if BUSWIDTH is high, a 16-bit cycle occurs. If CCR bit 1 is "0" and CCR1 bit 2 is "1", all bus cycles are 8-bit, if CCR bit 1 is "1" and CCR1 bit 2 is "0", all bus cycles are 16-bit. CCR bit 1 = "0" and CCR1 bit 2 = "0" is illegal. Also an LSIO pin when not used as BUSWIDTH.
NMI	A positive transition causes a non maskable interrupt vector through memory location 203EH.
P5.1/INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is active only during external memory fetches, during internal EPROM fetches INST is held low. Also LSIO when not INST.
EA	Input for memory select (External Access). EA equal to a high causes memory accesses to locations 0FF2000H through 0FF9FFFH to be directed to on-chip EPROM/ROM. EA equal to a low causes accesses to these locations to be directed to off-chip memory. EA = + 12.5V causes execution to begin in the Programming Mode. EA is latched at reset.
HOLD	Bus Hold Input requesting control of the bus.
HLDA	Bus Hold acknowledge output indicating release of the bus.
BREQ	Bus Request output activated when the bus controller has a pending external memory cycle.
P5.0/ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive (high) at the end of the bus cycle. ADV can be used as a chip select for external memory. ALE/ADV is active only during external memory accesses. Also LSIO when not used as ALE.
P5.3/RD	Read signal output to external memory. RD is active only during external memory reads or LSIO when not used as RD.

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
P5.2/ $\overline{\text{WR}}$ / $\overline{\text{WRL}}$	Write and Write Low output to external memory, as selected by the CCR, $\overline{\text{WR}}$ will go low for every external write, while $\overline{\text{WRL}}$ will go low only for external writes where an even byte is being written. $\overline{\text{WR}}$ / $\overline{\text{WRL}}$ is active during external memory writes. Also an LSIO pin when not used as $\overline{\text{WR}}$ / $\overline{\text{WRL}}$.
P5.5/ $\overline{\text{BHE}}$ / $\overline{\text{WRH}}$	Byte High Enable or Write High output, as selected by the CCR. $\overline{\text{BHE}} = 0$ selects the bank of memory that is connected to the high byte of the data bus. $\overline{\text{A0}} = 0$ selects that bank of memory that is connected to the low byte. Thus accesses to a 16-bit wide memory can be to the low byte only ($\overline{\text{A0}} = 0$, $\overline{\text{BHE}} = 1$), to the high byte only ($\overline{\text{A0}} = 1$, $\overline{\text{BHE}} = 0$) or both bytes ($\overline{\text{A0}} = 0$, $\overline{\text{BHE}} = 0$). If the $\overline{\text{WRH}}$ function is selected, the pin will go low if the bus cycle is writing to an odd memory location. $\overline{\text{BHE}}$ / $\overline{\text{WRH}}$ is only valid during 16-bit external memory read/write cycles. Also an LSIO pin when not $\overline{\text{BHE}}$ / $\overline{\text{WRH}}$.
P5.6/ $\overline{\text{READY}}$	Ready input to lengthen external memory cycles, for interfacing with slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. If the pin is low prior to the falling edge of $\overline{\text{CLKOUT}}$, the memory controller goes into a wait state mode until the next positive transition in $\overline{\text{CLKOUT}}$ occurs with $\overline{\text{READY}}$ high. When external memory is not used, $\overline{\text{READY}}$ has no effect. The max number of wait states inserted into the bus cycle is controlled by the CCR/CCR1. Also an LSIO pin when $\overline{\text{READY}}$ is not selected.
P5.4/ $\overline{\text{SLPINT}}$	Dual function I/O pin. As a bidirectional port pin or as a system function. The system function is a Slave Port Interrupt Output Pin.
P6.2/ $\overline{\text{T1CLK}}$	Dual function I/O pin. Primary function is that of a bidirectional I/O pin, however, it may also be used as a $\overline{\text{TIMER1}}$ Clock input. The $\overline{\text{TIMER1}}$ will increment or decrement on both positive and negative edges of this pin.
P6.3/ $\overline{\text{T1DIR}}$	Dual function I/O pin. Primary function is that of a bidirectional I/O pin, however, it may also be used as a $\overline{\text{TIMER1}}$ Direction input. The $\overline{\text{TIMER1}}$ will increment when this pin is high and decrements when this pin is low.
PORT1/ $\overline{\text{EPA0-7}}$ P6.0-6.1/ $\overline{\text{EPA8-9}}$	Dual function I/O port pins. Primary function is that of bidirectional I/O. System function is that of High Speed capture and compare. $\overline{\text{EPA0}}$ and $\overline{\text{EPA2}}$ have yet another function of $\overline{\text{T2CLK}}$ and $\overline{\text{T2DIR}}$ of the $\overline{\text{TIMER2}}$ timer/counter.
PORT 0/ $\overline{\text{ACH4-7}}$	4-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins are also used as inputs to EPROM parts to select the Programming Mode.
P6.3-6.7/ $\overline{\text{SSIO}}$	Dual function I/O ports that have a system function as Synchronous Serial I/O. Two pins are clocks and two pins are data, providing full duplex capability.
PORT 2	8-bit multi-functional port. All of its pins are shared with other functions.
PORT 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups.
EPORT	8-bit bidirectional standard and I/O port. These bits are shared with the extended address bus, $\overline{\text{A16-A19}}$. Pin function is selected on a per pin basis.

ABSOLUTE MAXIMUM RATINGS*

Storage Temperature -60°C to +150°C
Voltage from V_{PP} or \overline{EA} to V_{SS} or ANGND -0.5V to +13.0V
Voltage from Any Other Pin to V_{SS} or ANGND -0.5 to +7.0V
This includes V_{PP} on ROM and CPU devices.	
Power Dissipation 0.5W

NOTICE: This document contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

10

OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
T_A	Ambient Temperature Under Bias	0	+70	°C
V_{CC}	Digital Supply Voltage	4.50	5.50	V
V_{REF}	Analog Supply Voltage	4.50	5.50	V
F_{OSC}	Oscillator Frequency	4	16	MHz (Note 4)

NOTE:

ANGND and V_{SS} should be nominally at the same potential.

DC CHARACTERISTICS (Under Listed Operating Conditions)

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
I_{CC}	V_{CC} Supply Current			90	mA	XTAL1 = 16 MHz, $V_{CC} = V_{PP} = V_{REF} = 5.5V$ (While device in Reset)
I_{REF}	A/D Reference Supply Current			5	mA	
I_{IDLE}	Idle Mode Current			40	mA	XTAL1 = 16 MHz, $V_{CC} = V_{PP} = V_{REF} = 5.5V$
I_{PD}	Powerdown Mode Current ⁽⁶⁾		50	75	μA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$ ⁽¹¹⁾
V_{IL}	Input Low Voltage (all pins)	-0.5V		0.3 V_{CC}	V	For PORT0 ⁽¹⁰⁾
V_{IH}	Input High Voltage	0.7 V_{CC}		$V_{CC} + 0.5$	V	For PORT0 ⁽¹⁰⁾
V_{IH1}	Input High Voltage XTAL1	0.7 V_{CC}		$V_{CC} + 0.5$	V	XTAL1 Input Pin Only ⁽¹⁾
V_{IH2}	Input High Voltage on RESET	0.7 V_{CC}		$V_{CC} + 0.5$	V	RESET input pin only
V_{OL}	Output Low Voltage (Outputs Configured as Complementary)			0.3 0.45 1.5	V	$I_{OL} = 200 \mu A$ ^(3,5) $I_{OL} = 3.2 \text{ mA}$ $I_{OL} = 7.0 \text{ mA}$
V_{OH}	Output High Voltage (Outputs Configured as Complementary)	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$			V	$I_{OH} = -200 \mu A$ ^(3,5) $I_{OH} = -3.2 \text{ mA}$ $I_{OH} = -7.0 \text{ mA}$
I_{LI}	Input Leakage Current (Std. Inputs)			±10	μA	$V_{SS} < V_{IN} < V_{CC}$
I_{LI1}	Input Leakage Current (Port 0)			±1	μA	$V_{CC} < V_{IN} < V_{REF}$
I_{IL}	Logical 0 Input Current			-70	μA	$V_{IN} = 0.45V$ ⁽¹⁾

DC CHARACTERISTICS (Under Listed Operating Conditions) (Continued)

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
V_{OL1}	Output Low Voltage in RESET			0.8	V	(Note 7)
V_{OH1}	SLPINT (P5.4) and HLDA (P2.6) Output High Voltage in RESET	2.0			V	$I_{OH} = 0.8 \text{ mA}$ (7)
V_{OH2}	Output High Voltage in RESET	$V_{CC} - 1V$			V	$I_{OH} = -6 \mu A$ (1)
C_S	Pin Capacitance (Any pin to V_{SS})			10	pF	$f_{test} = 1.0 \text{ MHz}$
R_{WPU}	Weak Pullup Resistance		150K		Ω	(Note 6)
R_{RST}	Reset Pullup	65K		180K	Ω	

NOTES:

- All BD (bidirectional) pins except INST and CLKOUT. INST and CLKOUT are excluded due to their not being weakly pulled high in reset. BD pins include Port1, Port2, Port3, Port4, Port5, Port6 and EPORT except SPLINT (P5.4) and HLDA (P2.6).
- Standard input pins include XTAL1, \overline{EA} , RESET, and Port 1/2/5/6 and EPORT when setup as inputs.
- All bidirectional I/O pins when configured as Outputs (Push/Pull).
- Device is static and should operate below 1 Hz, but only tested down to 4 MHz.
- Maximum I_{OL}/I_{OH} currents per pin will be characterized and published at a later date.
- Typicals are based on limited number of samples and are not guaranteed. The values listed are at room temperature and $V_{REF} = V_{CC} = 5.0V$.
- Violating these specifications in reset may cause the device to enter test modes (P5.4 and P2.6).
- TBD = To Be Determined.
- Pullup present during return from powerdown condition.
- When P0 is used as analog inputs, refer to A/D specifications.
- For temperatures $< 100^\circ\text{C}$ typical is $10 \mu A$.

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
I_{CC}	VCC Supply Current			90	mA	XTAL1 = 18 MHz $V_{CC} = V_{PP} = V_{REF} = 5.5V$ (While device in Reset)
I_{REF}	A/D Reference Supply Current			5	mA	
I_{IDLE}	Idle Mode Current			40	mA	XTAL1 = 18 MHz $V_{CC} = V_{PP} = V_{REF} = 5.5V$
I_{PD}	Powerdown Mode Current(8)		50	75	mA	$V_{CC} = V_{PP} = V_{REF} = 5.5V(11)$
V_{IL}	Input Low Voltage (all pins)	-0.5V		0.3 VCC	V	For PORT0(9)
V_{IH}	Input High Voltage	0.7 VCC		VCC + 0.5	V	For PORT0(9)
V_{IH1}	Input High Voltage XTAL1	0.7 VCC		VCC + 0.5	V	XTAL1 Input Pin Only(1)
V_{IH2}	Input High Voltage on RESET	0.7 VCC		VCC + 0.5	V	RESET Input Pin Only
V_{OL}	Output Low Voltage			0.5	V	$I_{OL} = 200 \mu A(12)$
	(Outputs Configured as Complementary)			0.45	V	$I_{OL} = 2 \text{ mA}$
				1.5	V	$I_{OL} = 7.0 \text{ mA}$
V_{OH}	Output High Voltage	$V_{CC} - 0.3$			V	$I_{OH} = -200 \mu A(12)$
	(Outputs Configured as Complementary)	$V_{CC} - 0.3$			V	$I_{OH} = -2 \text{ mA}$
		$V_{CC} - 1.5$			V	$I_{OH} = -7.0 \text{ mA}$
I_{L1}	Input Leakage Current (Std. Inputs)			≤ 10	nA	$V_{SS} < V_{IL} < V_{CC}$
I_{L2}	Input Leakage Current (Port 0)			≤ 1	nA	$V_{CC} < V_{IL} < V_{REF}$
I_{L3}	Logic 0 Input Current			-70	nA	$V_{IN} = 0.55V(11)$

The 8XC196NT device has 3 additional bus timing modes for external memory interfacing.

MODE 3:

Mode 3 is the standard timing mode. Use this mode for systems that emulate the 8XC196KR bus timings.

MODE 0:

Mode 0 is the standard timing mode, but 1 (minimum) wait state is always inserted in external bus cycles.

MODE 1:

Mode 1 is the long R/W mode. This mode advances \overline{RD} and \overline{WR} signals by 1 T_{OSC} creating a 2 T_{OSC} $\overline{RD}/\overline{WR}$ low time. ALE is also advanced by 0.5 T_{OSC} but ALE high time remains 1 T_{OSC} .

MODE 2:

Mode 2 is the long R/W mode with Early Address. Mode 2 is similar to Mode 1 with respect to \overline{RD} , \overline{WR} , and ALE signals. Additionally, the address is output on the bus 0.5 T_{OSC} earlier in the bus cycle.

10




Figure 4. Detailed MODE 1, 2, 3, Comparison

EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:

H—High
L—Low
V—Valid
X—No Longer Valid
Z—Floating

Signals:

A—Address
B—BHE
BR—BREQ
C—CLKOUT
D—DATA
G—Buswidth
H—HOLD
HA—HLDA
L—ALE/ADV
Q—Data Out
RD—RD
W—WR/WRH/WRI
X—XTAL1
Y—READY

BUS MODE 0 and 3—AC CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The system must meet these specifications to work with the 8XC196NT.

Symbol	Parameter	Min	Max	Units
T _{AVYV}	Address Valid to Ready Setup		2 T _{OSC} - 75	ns ⁽³⁾
T _{LLYV}	ALE Low to READY Setup		T _{OSC} - 70	ns ⁽³⁾
T _{YLYH}	Non READY Time	No Upper Limit		ns
T _{CLYX}	READY Hold after CLKOUT Low	0	T _{OSC} - 30	ns ⁽¹⁾
T _{AVGV}	Address Valid to BUSWIDTH Setup		2 T _{OSC} - 75	ns ^(2, 3)
T _{LLGV}	ALE Low to BUSWIDTH Setup		T _{OSC} - 60	ns ^(2, 3)
T _{CLGX}	BUSWIDTH Hold after CLKOUT Low	0		ns
T _{AVDV}	Address Valid to Input Data Valid		3 T _{OSC} - 55	ns ⁽²⁾
T _{RLDV}	RD active to input Data Valid		T _{OSC} - 30	ns ⁽²⁾
T _{CLDV}	CLKOUT Low to Input Data Valid		T _{OSC} - 60	ns
T _{RHDZ}	End of RD to Input Data Float		T _{OSC}	ns
T _{RHDX}	Data Hold after RD High	0		ns

NOTES:

1. If Max is exceeded, additional wait states will occur.
2. If wait states are used, add $2 T_{OSC} \times n$, where n = number of wait states.
3. If mode 0 is selected, one wait state minimum is always added. If additional wait states are required, add $2 T_{OSC}$ to the specification.

BUS MODE 0 and 3—AC CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.


The 8XC196NT will meet these specifications

Symbol	Parameter	Min	Max	Units
F _{XTAL}	Frequency on XTAL1	4.0	16.0	MHz ⁽¹⁾
T _{OSC}	XTAL1 Period (1/F _{XTAL})	62.5	250	ns
T _{XHCH}	XTAL1 High to CLKOUT High or Low	+ 20	110	ns
T _{OFD}	Clock Failure to Reset Pulled Low ⁽⁶⁾	4	40	μs
T _{CLCL}	CLKOUT Period	2 T _{OSC}		ns
T _{CHCL}	CLKOUT High Period	T _{OSC} - 10	T _{OSC} + 30	ns
T _{CLLH}	CLKOUT Low to ALE/ADV High	- 10	+ 15	ns
T _{LLCH}	ALE/ADV Low to CLKOUT High	- 25	+ 15	ns
T _{LHLH}	ALE/ADV Cycle Time	4 T _{OSC}		ns ⁽⁵⁾
T _{LHLL}	ALE/ADV High Time	T _{OSC} - 10	T _{OSC} + 10	ns
T _{AVLL}	Address Valid to ALE Low	T _{OSC} - 15		ns
T _{LLAX}	Address Hold After ALE/ADV Low	T _{OSC} - 40		ns
T _{LLRL}	ALE/ADV Low to RD Low	T _{OSC} - 40		ns
T _{RLCL}	RD Low to CLKOUT Low	+ 4	+ 35	ns
T _{RLRH}	RD Low Period	T _{OSC} - 5		ns ⁽⁵⁾
T _{RHLH}	RD High to ALE/ADV High	T _{OSC}	T _{OSC} + 25	ns ⁽³⁾
T _{RLAZ}	RD Low to Address Float		+ 5	ns
T _{LLWL}	ALE/ADV Low to WR Low	T _{OSC} - 10		ns
T _{CLWL}	CLKOUT Low to WR Low	- 10	+ 25	ns
T _{QVWH}	Data Valid before WR High	T _{OSC} - 23		ns
T _{CHWH}	CLKOUT High to WR High	- 10	+ 15	ns
T _{WLWH}	WR Low Period	T _{OSC} - 30		ns ⁽⁵⁾
T _{WHQX}	Data Hold after WR High	T _{OSC} - 30		ns
T _{WHLH}	WR High to ALE/ADV High	T _{OSC} - 10	T _{OSC} + 15	ns ⁽³⁾
T _{WHBX}	BHE, INST Hold after WR High	T _{OSC} - 10		ns
T _{WHAX}	AD8-15 Hold after WR High	T _{OSC} - 30		ns ⁽⁴⁾
T _{RHBX}	BHE, INST Hold after RD High	T _{OSC} - 10		ns
T _{RHAX}	AD8-15 Hold after RD High	T _{OSC} - 30		ns ⁽⁴⁾

NOTES:


- Testing performed at 8.0 MHz, however, the device is static by design and will typically operate below 1 Hz.
- Typical specifications, not guaranteed.
- Assuming back-to-back bus cycles.
- 8-bit bus only.
- If wait states are used, add 2 T_{OSC} × n, where n = number of wait states. If mode 0 (1 automatic wait state added) operation is selected, add 2 T_{OSC} to specification.
- T_{OFD} is the time for the oscillator fail detect circuit (OFD) to react to a clock failure. The OFD circuitry is enabled by programming the UPROM location 0778H with the value 0004H. NT/NQ customer QROM codes need to equate location 2016H to the value 0CDEH if the oscillator fail detect (OFD) function is desired. Intel manufacturing uses location 2016H as a flag to determine whether or not to program the Clock Detect Enable (CDE) bit. Programming the CDE bit enables oscillator fail detection.

BUS MODE 0 and 3—8XC196NT SYSTEM BUS TIMING




AD8-15 Hold after WD High	T08c - 30	AD8-15 Hold after WD High	T08c - 30
AD8-15 Hold after WD High	T08c - 30	AD8-15 Hold after WD High	T08c - 30
AD8-15 Hold after WD High	T08c - 30	AD8-15 Hold after WD High	T08c - 30
AD8-15 Hold after WD High	T08c - 30	AD8-15 Hold after WD High	T08c - 30

8XC196NT MODE 0 and 3—READY TIMINGS (ONE WAIT STATE)



10

MODE 0 and 3—8XC196NT BUSWIDTH TIMINGS



BUS MODE 1—AC CHARACTERISTICS (Over Specified Operating Conditions)



Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The system must meet these specifications to work with the 8XC196NT.

Symbol	Parameter	Min	Max	Units
T_{AVYV}	Address Valid to Ready Setup		$2 T_{OSC} - 75$	ns
T_{LLYV}	ALE Low to READY Setup		$1.5 T_{OSC} - 70$	ns
T_{YLYH}	Non READY Time		No Upper Limit	ns
T_{CLYX}	READY Hold after CLKOUT Low	0	$T_{OSC} - 30$	ns ⁽¹⁾
T_{AVGV}	Address Valid to BUSWIDTH Setup		$2 T_{OSC} - 75$	ns
T_{LLGV}	ALE Low to BUSWIDTH Setup		$1.5 T_{OSC} - 60$	ns
T_{CLGX}	BUSWIDTH Hold after CLKOUT Low	0		ns
T_{AVDV}	Address Valid to Input Data Valid		$3 T_{OSC} - 60$	ns ⁽²⁾
T_{RLDV}	RD active to input Data Valid		$2 T_{OSC} - 44$	ns ⁽²⁾
T_{CLDV}	CLKOUT Low to Input Data Valid		$T_{OSC} - 60$	ns
T_{RHDZ}	End of RD to Input Data Float		T_{OSC}	ns
T_{RHDX}	Data Hold after RD High	0		ns

NOTES:

1. If Max is exceeded, additional wait states will occur.
2. If wait states are used, add $2 T_{OSC} \times n$, where n = number of wait states.



Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.


The 8XC196NT will meet these specifications

Symbol	Parameter	Min	Max	Units
F _{XTAL}	Frequency on XTAL1	8.0	16.0	MHz ⁽¹⁾
T _{OSC}	XTAL1 Period (1/F _{XTAL})	62.5	125	ns
T _{XHCH}	XTAL1 High to CLKOUT High or Low	+ 20	110	ns
T _{CLCL}	CLKOUT Period	2 T _{OSC}		ns
T _{CHCL}	CLKOUT High Period	T _{OSC} - 10	T _{OSC} + 27	ns
T _{CHLH}	CLKOUT HIGH to ALE/ADV High	0.5 T _{OSC} - 15	0.5 T _{OSC} + 15	ns
T _{CLLL}	CLKOUT LOW to ALE/ADV Low	0.5 T _{OSC} - 25	0.5 T _{OSC} + 15	ns
T _{LHLH}	ALE/ADV Cycle Time	4 T _{OSC}		ns ⁽⁵⁾
T _{LHLL}	ALE/ADV High Time	T _{OSC} - 10	T _{OSC} + 10	ns
T _{AVLL}	Address Valid to ALE Low	0.5 T _{OSC} - 15		ns
T _{LLAX}	Address Hold After ALE/ADV Low	0.5 T _{OSC} - 20		ns
T _{LLRL}	ALE/ADV Low to RD Low	0.5 T _{OSC} - 15		ns
T _{RLCL}	RD Low to CLKOUT Low	T _{OSC} - 10	T _{OSC} + 30	ns
T _{RLRH}	RD Low Period	2 T _{OSC} - 20		ns ⁽⁵⁾
T _{RHLH}	RD High to ALE/ADV High	0.5 T _{OSC}	0.5 T _{OSC} + 25	ns ⁽³⁾
T _{RLAZ}	RD Low to Address Float		+ 5	ns
T _{LLWL}	ALE/ADV Low to WR Low	0.5 T _{OSC} - 10		ns
T _{CLWL}	CLKOUT Low to WR Low	T _{OSC} - 15	T _{OSC} + 25	ns
T _{QVWH}	Data Valid before WR High	2 T _{OSC} - 23		ns
T _{CHWH}	CLKOUT High to WR High	- 10	+ 15	ns
T _{WLWH}	WR Low Period	2 T _{OSC} - 15		ns ⁽⁵⁾
T _{WHQX}	Data Hold after WR High	0.5 T _{OSC} - 25		ns
T _{WHLH}	WR High to ALE/ADV High	0.5 T _{OSC} - 10	0.5 T _{OSC} + 15	ns ⁽³⁾
T _{WHBX}	BHE Hold after WR High	T _{OSC} - 15		ns
T _{WHIX}	INST Hold after WR High	0.5 T _{OSC} - 15		
T _{WHAX}	AD8-15 Hold after WR High	0.5 T _{OSC} - 30		ns ⁽⁴⁾
T _{RHBX}	BHE Hold after RD High	T _{OSC} - 32		ns
T _{RHIX}	INST Hold after RD High	0.5 T _{OSC} - 32		
T _{RHAX}	AD8-15 Hold after RD High	0.5 T _{OSC} - 30		ns ⁽⁴⁾

NOTES:

1. Testing performed at 8.0 MHz, however, the device is static by design and will typically operate below 1 Hz.
2. Typical specifications, not guaranteed.
3. Assuming back-to-back bus cycles.
4. 8-bit bus only.
5. If wait states are used, add 2 T_{OSC} × n, where n = number of wait states.

MODE 1—8XC196NT SYSTEM BUS TIMING




272267-1

10-16


PRODUCT PREVIEW

MODE 1—8XC196NT READY TIMINGS (ONE WAIT STATE)



10

MODE 1—8XC196NT BUSWIDTH TIMINGS



BUS MODE 2—AC CHARACTERISTICS (Over Specified Operating Conditions)


Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The system must meet these specifications to work with the 8XC196NT.

Symbol	Parameter	Min	Max	Units
T_{AVYV}	Address Valid to Ready Setup		$2.5 T_{OSC} - 75$	ns
T_{LLYV}	ALE Low to READY Setup		$1.5 T_{OSC} - 70$	ns
T_{YLYH}	Non READY Time	No Upper Limit		ns
T_{CLYX}	READY Hold after CLKOUT Low	0	$T_{OSC} - 30$	ns ⁽¹⁾
T_{AVGV}	Address Valid to BUSWIDTH Setup		$2.5 T_{OSC} - 75$	ns
T_{LLGV}	ALE Low to BUSWIDTH Setup		$1.5 T_{OSC} - 60$	ns
T_{CLGX}	BUSWIDTH Hold after CLKOUT Low	0		ns
T_{AVDV}	Address Valid to Input Data Valid		$3.5 T_{OSC} - 55$	ns ⁽²⁾
T_{RLDV}	RD active to input Data Valid		$2 T_{OSC} - 44$	ns ⁽²⁾
T_{CLDV}	CLKOUT Low to Input Data Valid		$T_{OSC} - 60$	ns
T_{RHDZ}	End of RD to Input Data Float		$0.5 T_{OSC}$	ns
T_{RHDX}	Data Hold after RD High	0		ns

NOTES:

1. If Max is exceeded, additional wait states will occur.
2. If wait states are used, add $2 T_{OSC} \times n$, where n = number of wait states.



BUS MODE 2—AC CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.


The 8XC196NT will meet these specifications

Symbol	Parameter	Min	Max	Units
F _{XTAL}	Frequency on XTAL1	8.0	16.0	MHz ⁽¹⁾
T _{OSC}	XTAL1 Period (1/F _{XTAL})	62.5	125	ns
T _{XHCH}	XTAL1 High to CLKOUT High or Low	+ 20	+ 85	ns
T _{CLCL}	CLKOUT Period	2 T _{OSC}		ns
T _{CHCL}	CLKOUT High Period	T _{OSC} - 10	T _{OSC} + 27	ns
T _{CHLH}	CLKOUT HIGH to ALE/ADV High	0.5 T _{OSC} - 15	0.5 T _{OSC} + 15	ns
T _{CLLL}	CLKOUT LOW to ALE/ADV Low	0.5 T _{OSC} - 25	0.5 T _{OSC} + 15	ns
T _{LHLH}	ALE/ADV Cycle Time	4 T _{OSC}		ns ⁽⁵⁾
T _{LHLL}	ALE/ADV High Time	T _{OSC} - 10	T _{OSC} + 10	ns
T _{AVLL}	Address Valid to ALE Low	T _{OSC} - 15		ns
T _{LLAX}	Address Hold After ALE/ADV Low	0.5 T _{OSC} - 20		ns
T _{LLRL}	ALE/ADV Low to RD Low	0.5 T _{OSC} - 15		ns
T _{RLCL}	RD Low to CLKOUT Low	T _{OSC} - 10	T _{OSC} + 30	ns
T _{RLRH}	RD Low Period	2 T _{OSC} - 20		ns ⁽⁵⁾
T _{RHLH}	RD High to ALE/ADV High	0.5 T _{OSC} - 5	0.5 T _{OSC} + 25	ns ⁽³⁾
T _{RLAZ}	RD Low to Address Float		+ 5	ns
T _{LLWL}	ALE/ADV Low to WR Low	0.5 T _{OSC} - 10		ns
T _{CLWL}	CLKOUT Low to WR Low	T _{OSC} - 22	T _{OSC} + 25	ns
T _{QVWH}	Data Valid before WR High	2 T _{OSC} - 25		ns
T _{CHWH}	CLKOUT High to WR High	- 10	+ 15	ns
T _{WLWH}	WR Low Period	2 T _{OSC} - 20		ns ⁽⁵⁾
T _{WHQX}	Data Hold after WR High	0.5 T _{OSC} - 25		ns
T _{WHLH}	WR High to ALE/ADV High	0.5 T _{OSC} - 10	0.5 T _{OSC} + 10	ns ⁽³⁾
T _{WHBX}	BHE Hold after WR High	T _{OSC} - 15		ns
T _{WHIX}	INST Hold after WR High	0.5 T _{OSC} - 15		
T _{WHAX}	AD8-15 Hold after WR High	0.5 T _{OSC} - 30		ns ⁽⁴⁾
T _{RHBX}	BHE Hold after RD High	T _{OSC} - 32		ns
T _{RHIX}	INST Hold after RD High	0.5 T _{OSC} - 32		
T _{RHAX}	AD8-15 Hold after RD High	0.5 T _{OSC} - 30		ns ⁽⁴⁾

NOTES:


1. Testing performed at 8.0 MHz, however, the device is static by design and will typically operate below 1 Hz.
2. Typical specifications, not guaranteed.
3. Assuming back-to-back bus cycles.
4. 8-bit bus only.
5. If wait states are used, add 2 T_{OSC} × n, where n = number of wait states.

MODE 2—8XC196NT SYSTEM BUS TIMING




272267-11

MODE 2—8XC196NT READY TIMINGS (ONE WAIT STATE)



MODE 2—8XC196NT BUSWIDTH TIMINGS



10

BUS MODE 0, 1, 2, and 3—HOLD/HOLDA TIMINGS (Over Specified Operation Conditions)


Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

Symbol	Parameter	Min	Max	Units
T_{HVCH}	HOLD Setup Time	+ 65		ns ⁽¹⁾
T_{CLHAL}	CLKOUT Low to HLDA Low	− 15	+ 15	ns
T_{CLBRL}	CLKOUT Low to BREQ Low	− 15	+ 15	ns
T_{HALAZ}	HLDA Low to Address Float		+ 25	ns
T_{HALBZ}	HLDA Low to BHE, INST, RD, WR Weakly Driven		+ 25	ns
T_{CLHAH}	CLKOUT Low to HLDA High	− 25	+ 15	ns
T_{CLBRH}	CLKOUT Low to BREQ High	− 25	+ 25	ns
T_{HAHAX}	HLDA High to Address No Longer Float	− 15		ns
T_{HAHBV}	HLDA High to BHE, INST, RD, WR Valid	− 10		ns

NOTE:

1. To guarantee recognition at next clock.


8XC196NT HOLD/HOLDA TIMINGS



272267-14

AC CHARACTERISTICS—SLAVE PORT

SLAVE PORT WAVEFORM—(SLPL = 0)



10

SLAVE PORT TIMING—(SLPL = 0, 1, 2, 3)


Symbol	Parameter	Min	Max	Units
T_{SAVWL}	Address Valid to \overline{WR} Low	50		ns
T_{SRHAV}	\overline{RD} High to Address Valid	60		ns
T_{SRLRH}	\overline{RD} Low Period	T_{OSC}		ns
T_{SWLWH}	\overline{WR} Low Period	T_{OSC}		ns
T_{SRLDV}	\overline{RD} Low to Output Data Valid		60	ns
T_{SDVWH}	Input Data Setup to \overline{WR} High	20		ns
T_{SWHGX}	\overline{WR} High to Data Invalid	30		ns
T_{SRHDZ}	\overline{RD} High to Data Float	15		ns

NOTES:

1. Test Conditions: $F_{OSC} = 16 \text{ MHz}$, $T_{OSC} = 60 \text{ ns}$. Rise/Fall Time = 10 ns. Capacitive Pin Load = 100 pF.
2. These values are not tested in production, and are based upon theoretical estimates and/or laboratory tests.
3. Specifications above are advanced information and are subject to change.

AC CHARACTERISTICS—SLAVE PORT (Continued)

SLAVE PORT WAVEFORM—(SLPL = 1)



272267-16

SLAVE PORT TIMING—(SLPL = 1, 2, 3)

Symbol	Parameter	Min	Max	Units
TSELLL	CS Low to ALE Low	20		ns
TsrHEH	RD or WR High to CS High	60		ns
TLLRL	ALE Low to RD Low	T _{OSC}		ns
TSRLRH	RD Low Period	T _{OSC}		ns
TSWLWH	WR Low Period	T _{OSC}		ns
TsvLL	Address Valid to ALE Low	20		ns
TLLAX	ALE Low to Address Invalid	20		ns
TSRLDV	RD Low to Output Data Valid		60	ns
TsdVWH	Input Data Setup to WR High	20		ns
TSWHGX	WR High to Data Invalid	30		ns
TsrHDZ	RD High to Data Float	15		ns

NOTES:


1. Test Conditions: F_{OSC} = 16 MHz, T_{OSC} = 60 ns. Rise/Fall Time = 10 ns. Capacitive Pin Load = 100 pF.
2. These values are not tested in production, and are based upon theoretical estimates and/or laboratory tests.
3. Specifications above are advanced information and are subject to change.

EXTERNAL CLOCK DRIVE


Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Oscillator Frequency	4	16/20	MHz
T_{XLXL}	Oscillator Period (T_{OSC})	62.5/50	250	ns
T_{XHXX}	High Time	$0.35 \times T_{OSC}$	$0.65 T_{OSC}$	ns
T_{XLXX}	Low Time	$0.35 \times T_{OSC}$	$0.65 T_{OSC}$	ns
T_{XLXH}	Rise Time		10	ns
T_{XHXL}	Fall Time		10	ns

10


EXTERNAL CLOCK DRIVE WAVEFORMS



AC TESTING INPUT, OUTPUT WAVEFORMS




FLOAT WAVEFORMS



WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE



AC CHARACTERISTICS—SERIAL PORT-SHIFT REGISTER MODE

SERIAL PORT TIMING—SHIFTING REGISTER MODE

Test Conditions: $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$; $V_{SS} = 0.0\text{V}$; Load Capacitance = pF

Symbol	Parameter	Min	Max	Units
T_{XLXL}	Serial Port Clock Period	$8 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge	$4 T_{OSC} - 50$	$T_{OSC} + 50$	ns
T_{QVXH}	Output Data Setup to Clock Rising Edge	$3 T_{OSC}$		ns
T_{XHQX}	Output Data Hold after Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHQV}	Next Output Data Valid after Clock Rising Edge		$2 T_{OSC} + 50$	ns
T_{DVXH}	Input Data Setup to Clock Rising Edge	$2 T_{OSC} + 200$		ns
$T_{XHDX}^{(1)}$	Input Data Hold after Clock Rising Edge	0		ns
$T_{XHQZ}^{(1)}$	Last Clock Rising to Output Float		$5 T_{OSC}$	ns

NOTE:

1. Parameters not tested.

A to D CHARACTERISTICS

The A/D converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of V_{REF} .

10-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T_A	Ambient Temperature	0	+ 70	°C
V_{CC}	Digital Supply Voltage	4.50	5.50	V
V_{REF}	Analog Supply Voltage	4.50	5.50	V(1)
T_{SAM}	Sample Time	1.0		μs (2)
T_{CONV}	Conversion Time	10	15	μs (2)
F_{OSC}	Oscillator Frequency	4.0	16.0	MHz

NOTES:

- V_{REF} must be within 0.5V of V_{CC} .
- The value of AD_TIME is selected to meet these specifications.

10-BIT MODE A/D CHARACTERISTICS (Using Above Operating Conditions)(6)

Parameter	Typ*(1)	Min	Max	Units*
Resolution		1024 10	1024 10	Level Bits
Absolute Error		0	± 3.0	LSBs
Full Scale Error	0.25 ± 0.5			LSBs
Zero Offset Error	0.25 ± 0.5			LSBs
Non-Linearity	1.0 ± 2.0		± 3.0	LSBs
Differential Non-Linearity		-0.75	+0.75	LSBs
Channel-to-Channel Matching	± 0.1	0	± 1.0	LSBs
Repeatability	± 0.25	0		LSBs(1)
Temperature Coefficients:				
Offset	0.009			LSB/C(1)
Full Scale	0.009			LSB/C(1)
Differential Non-Linearity	0.009			LSB/C(1)
Off Isolation		-60		dB(1,2,3)
Feedthrough	-60			dB(1,2)
V_{CC} Power Supply Rejection	-60			dB(1,2)
Input Resistance		750	1.2K	Ω (4)
DC Input Leakage	± 1.0	0	± 3.0	μA
Voltage on Analog Input Pin		ANGND - 0.5	$V_{REF} + 0.5$	V(5)
Sampling Capacitor	3.0			pF

*An "LSB" as used here has a value of approximately 20 mV.

NOTES:

- These values are expected for most parts at 25°C, but are not tested or guaranteed.
- DC to 100 KHz.
- Multiplexer break-before-make is guaranteed.
- Resistance from device pin, through internal MUX, to sample capacitor.
- Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.
- All conversions performed with processor in IDLE mode.

8-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature	0	+ 70	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.50	5.50	V(1)
T _{SAM}	Sample Time	1.0		μs(2)
T _{CONV}	Conversion Time	7	20	μs(2)
F _{OSC}	Oscillator Frequency	4.0	16.0	MHz

NOTES:

1. V_{REF} must be within 0.5V of V_{CC}.
2. The value of AD_TIME is selected to meet these specifications.

8-BIT MODE A/D CHARACTERISTICS (Using Above Operating Conditions)(6)

Parameter	Typ*(1)	Min	Max	Units*
Resolution		256 8	256 8	Level Bits
Absolute Error		0	± 1.0	LSBs
Full Scale Error	± 0.5			LSBs
Zero Offset Error	± 0.5			LSBs
Non-Linearity		0	± 1.0	LSBs
Differential Non-Linearity		-0.5	+0.5	LSBs
Channel-to-Channel Matching		0	± 1.0	LSBs
Repeatability	± 0.25	0		LSBs(1)
Temperature Coefficients:				
Offset	0.003			LSB/C(1)
Full Scale	0.003			LSB/C(1)
Differential Non-Linearity	0.003			LSB/C(1)
Off Isolation		-60		dB(1,2,3)
Feedthrough	-60			dB(1,2)
V _{CC} Power Supply Rejection	-60			dB(1,2)
Input Resistance		750	1.2K	Ω(4)
DC Input Leakage	± 1.0	0	± 3.0	μA
Voltage on Analog Input Pin		ANGND - 0.5	V _{REF} + 0.5	V(5)
Sampling Capacitor	3.0			pF

*An "LSB" as used here has a value of approximately 20 mV.

NOTES:

1. These values are expected for most parts at 25°C, but are not tested or guaranteed.
2. DC to 100 KHz.
3. Multiplexer break-before-make is guaranteed.
4. Resistance from device pin, through internal MUX, to sample capacitor.
5. Applying voltage beyond these specifications will degrade the accuracy of other channels being converted.
6. All conversions performed with processor in IDLE mode.

EPROM SPECIFICATIONS

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature During Programming	20	30	°C
V _{CC}	Supply Voltage During Programming	4.5	5.5	V(1)
V _{REF}	Reference Supply Voltage During Programming	4.5	5.5	V(1)
V _{PP}	Programming Voltage	12.25	12.75	V(2)
V _{EA}	EA Pin Voltage	12.25	12.75	V(2)
F _{OSC}	Oscillator Frequency during Auto and Slave Mode Programming	6.0	8.0	MHz
F _{OSC}	Oscillator Frequency during Run-Time Programming	6.0	16.0/20.0	MHz

NOTES:

1. V_{CC} and V_{REF} should nominally be at the same voltage during programming.
2. V_{PP} and V_{EA} must never exceed the maximum specification, or the device may be damaged.
3. V_{SS} and ANGND should nominally be at the same potential (0V).
4. Load capacitance during Auto and Slave Mode programming = 150 pF.

AC EPROM PROGRAMMING CHARACTERISTICS (SLAVE MODE)

Symbol	Parameter	Min	Max	Units
T _{AVLL}	Address Setup Time	0		T _{OSC}
T _{LLAX}	Address Hold Time	100		T _{OSC}
T _{DVPL}	Data Setup Time	0		T _{OSC}
T _{PLDX}	Data Hold Time	400		T _{OSC}
T _{LLH}	PALE Pulse Width	50		T _{OSC}
T _{PLPH}	PROG Pulse Width(2)	50		T _{OSC}
T _{LHPL}	PALE High to PROG Low	220		T _{OSC}
T _{PHLL}	PROG High to next PALE Low	220		T _{OSC}
T _{PHDX}	Word Dump Hold Time		50	T _{OSC}
T _{PHPL}	PROG High to next PROG Low	220		T _{OSC}
T _{LHPL}	PALE High to PROG Low	220		T _{OSC}
T _{PLDV}	PROG Low to Word Dump Valid		50	T _{OSC}
T _{SHLL}	RESET High to First PALE Low	1100		T _{OSC}
T _{PHIL}	PROG High to AINC Low	0		T _{OSC}
T _{ILIH}	AINC Pulse Width	240		T _{OSC}
T _{ILVH}	PVER Hold after AINC Low	50		T _{OSC}
T _{ILPL}	AINC Low to PROG Low	170		T _{OSC}
T _{PHVL}	PROG High to PVER Valid		220	T _{OSC}

NOTES:

1. Run-time programming is done with F_{OSC} = 6.0 MHz to 10.0 MHz, V_{CC}, V_{PD}, V_{REF} = 5V ± 0.5V, T_C = 25°C ± 5°C and V_{PP} = 12.5V ± 0.25V. For run-time programming over a full operating range, contact factory.
2. This specification is for the word dump mode. For programming pulses use Modified Quick Pulse Algorithm.


Symbol	Parameter	Min	Max	Units
I_{PP}	V_{PP} Programming Supply Current		200	mA

NOTE:


Do not apply V_{PP} until V_{CC} is stable and within specifications and the oscillator/clock has stabilized or the device may be damaged.

EPROM PROGRAMMING WAVEFORMS

SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE



SLAVE PROGRAMMING MODE IN WORD DUMP MODE WITH AUTO INCREMENT



SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM MODE WITH REPEATED PROG PULSE AND AUTO INCREMENT



This data sheet (272267-002) applies to devices marked with a "C" or "D" at the end of the top side tracking number.

8XC196NT Design Considerations

1. When operating in bus timing modes 1 or 2, the upper and lower address/data lines must be latched. Even in 8-bit bus mode, the upper address lines must be latched. In modes 0 and 3, the upper address lines DO NOT NEED to be latched in 8-bit bus width mode. But in 16-bit buswidth mode the upper address lines need to be latched.



PRELIMINARY

8XC196KT COMMERCIAL CHMOS MICROCONTROLLER

- High Performance CHMOS 16-Bit CPU
- Up to 32 Kbytes of On-Chip EPROM
- Up to 1 Kbyte of On-Chip Register RAM
- Up to 512 Bytes of Additional RAM (Internal RAM)
- Register-Register Architecture
- 8 Channel/10-Bit A/D with Sample/Hold
- 37 Prioritized Interrupt Sources
- Up to Seven 8-Bit (56) I/O Ports
- Full Duplex Serial I/O Port
- Dedicated Baud Rate Generator
- Interprocessor Communication Slave Port
- Selectable Bus Timing Modes for Flexible Interfacing
- Oscillator Fail Detection Circuitry
- High Speed Peripheral Transaction Server (PTS)
- Two Dedicated 16-Bit High-Speed Compare Registers
- 10 High Speed Capture/Compare (EPA)
- Full Duplex Synchronous Serial I/O Port (SSIO)
- Two Flexible 16-Bit Timer/Counters
- Quadrature Counting Inputs
- Flexible 8-/16-Bit External Bus (Programmable)
- Programmable Bus (HOLD/HLDA)
- 1.75 μ s 16 x 16 Multiply
- 3 μ s 32/16 Divide
- 68-Pin PLCC Package

Device	Pins/Package	EPROM	Reg RAM	Code RAM	Address Space	I/O	EPA	A/D
8XC196KT	68-Pin PLCC	32K	1K	512	64 Kbyte	56	10	8

X = 7 EPROM Device
X = 0 ROMless Device

The 8XC196KT 16-bit microcontroller is a high performance member of the MCS®-96 microcontroller family. The 8XC196KT is an enhanced 8XC196KR device with 1000 byte register RAM, 512 bytes internal RAM, 16 MHz operation and an optional 32 Kbytes of ROM/EPROM. Intel's CHMOS III-E process provides a high performance processor along with low power consumption.

The 8XC196KT has a maximum guaranteed frequency of 16 MHz.

Ten high-speed capture/compare modules are provided. As capture modules event times with 250 ns resolution can be recorded and generate interrupts. As compare modules events such as toggling of a port pin, starting an A/D conversion, pulse width modulation, and software timers can be generated. Events can be based on the timer or up/down counter.




Figure 1. 8XC196KT Block Diagram




Figure 2. The 8XC196KT Family Nomenclature

This device is manufactured on PX29.5, a CHMOS III-E process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order Number 210997.

Table 1. Thermal Characteristics


Package Type	θ_{ja}	θ_{jc}
PLCC	36.5°C/W	13°C/W

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel *Packaging Handbook* (Order Number 240800) for a description of Intel's thermal impedance test methodology.

FFFFH A000H	24 Kbytes External Memory
9FFFH 2080H	Internal EPROM or External Memory
207FH 2000H	Reserved Memory (Internal EPROM or External Memory)(4, 5)
1FFFH 1FE0H	Memory Mapped Special Function Registers (SFR's)
1FDFH 1F00H	Internal Special Function Registers (SFR's)(4)
1EFFH 0600H	External Memory
05FFFH 0400H	Internal Code or Data RAM (Address with Indirect or Indexed Modes)
03FFFH 0100H	Register RAM } Upper Register File (Address with Indirect or Indexed Modes or through Windows)(1)
00FFFH 0018H	Register RAM } Lower Register File (Address with Direct, Indirect, or Indexed Modes)(1, 3)
0017H 0000H	CPU SFR's

NOTES:

1. Code executed in locations 0000H to 03FFFH will be forced external.
2. Reserved memory locations must contain 0FFH unless noted.
3. Reserved SFR bit locations must be written with 0.
4. Refer to 8XC196KT for SFR descriptions.
5. **WARNING:** The contents or functions of reserved memory locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.



10

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (+5V).
V _{SS} , V _{SSI} , V _{SS1}	Digital circuit ground (0V). There are multiple V _{SS} pins, all of which MUST be connected.
V _{REF}	Reference for the A/D converter (+5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
V _{PP}	Programming voltage for the EPROM parts. It should be +12.5V for programming. It is also the timing pin for the return from powerdown circuit.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} .
XTAL1	Input of the oscillator inverter and the internal clock generator.
XTAL2	Output of the oscillator inverter.
P.27/CLKOUT	Output of the internal clock generator. The frequency is 1/2 the oscillator frequency. It has a 50% duty cycle. Also LSIO pin.
RESET	Reset input to and open-drain output from the chip.
P5.7/BUSWIDTH	Input for bus width selection. If CCR bit 1 is a one and CCR1 bit 2 is a one, this pin dynamically controls the Buswidth of the bus cycle in progress. If BUSWIDTH is low, an 8-bit cycle occurs, if BUSWIDTH is high, a 16-bit cycle occurs. If CCR bit 1 is "0" and CCR1 bit 2 is "1", all bus cycles are 8-bit, if CCR bit 1 is "1" and CCR1 bit 2 is "0", all bus cycles are 16-bit. CCR bit 1 = "0" and CCR1 bit 2 = "0" is illegal. Also an LSIO pin when not used as BUSWIDTH.
NMI	A positive transition causes a non maskable interrupt vector through memory location 203EH.
P5.1/INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is active only during external memory fetches, during internal EPROM fetches INST is held low. Also LSIO when not INST.
EA	Input for memory select (External Access). \overline{EA} equal to a high causes memory accesses to locations 2000H through 9FFFH to be directed to on-chip EPROM/ROM. \overline{EA} equal to a low causes accesses to these locations to be directed to off-chip memory. $\overline{EA} = +12.5V$ causes execution to begin in the Programming Mode. \overline{EA} is latched at reset.
HOLD	Bus Hold input requesting control of the bus.
HLD \overline{A}	Bus hold acknowledge output indicating release of the bus.
BREQ	Bus request output activated when the bus controller has a pending external memory cycle.
P5.0/ALE/ \overline{ADV}	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is \overline{ADV} , it goes inactive (high) at the end of the bus cycle. \overline{ADV} can be used as a chip select for external memory. ALE/ \overline{ADV} is active only during external memory accesses. Also LSIO when not used as ALE.
P5.3/ \overline{RD}	Read signal output to external memory. \overline{RD} is active only during external memory reads or LSIO when not used as \overline{RD} .
P5.2/ \overline{WR} /WRL	Write and Write Low output to external memory, as selected by the CCR, \overline{WR} will go low for every external write, while WRL will go low only for external writes where an even byte is being written. \overline{WR} /WRL is active during external memory writes. Also an LSIO pin when not used as \overline{WR} /WRL.

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
P5.5/BHE/WRH	Byte High Enable or Write High output, as selected by the CCR. BHE = 0 selects the bank of memory that is connected to the high byte of the data bus. A0 = 0 selects that bank of memory that is connected to the low byte. Thus accesses to a 16-bit wide memory can be to the low byte only (A0 = 0, BHE = 1), to the high byte only (A0 = 1, BHE = 0) or both bytes (A0 = 0, BHE = 0). If the WRH function is selected, the pin will go low if the bus cycle is writing to an odd memory location. BHE/WRH is only valid during 16-bit external memory write cycles. Also an LSIO pin when not BHE/WRH.
P5.6/READY	Ready input to lengthen external memory cycles, for interfacing with slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait state mode until the next positive transition in CLKOUT occurs with READY high. When external memory is not used, READY has no effect. The max number of wait states inserted into the bus cycle is controlled by the CCR/CCR1. Also an LSIO pin when READY is not selected.
P5.4/SLPINT	Dual function I/O pin. As a bidirectional port pin or as a system function. The system function is a Slave Port Interrupt Output Pin.
P6.2/T1CLK	Dual function I/O pin. Primary function is that of a bidirectional I/O pin, however, it may also be used as a TIMER1 Clock input. The TIMER1 will increment or decrement on both positive and negative edges of this pin.
P6.3/T1DIR	Dual function I/O pin. Primary function is that of a bidirectional I/O pin, however, it may also be used as a TIMER1 Direction input. The TIMER1 will increment when this pin is high and decrements when this pin is low.
PORT1/EPA0-7 P6.0-6.1/EPA8-9	Dual function I/O port pins. Primary function is that of bidirectional I/O. System function is that of High Speed capture and compare. EPA0 and EPA2 have yet another function of T2CLK and T2DIR of the TIMER2 timer/counter.
PORT 0/ACH0-7	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins are also used as inputs to EPROM parts to select the Programming Mode.
P6.3-6.7/SSIO	Dual function I/O ports that have a system function as Synchronous Serial I/O. Two pins are clocks and two pins are data, providing full duplex capability.
PORT 2	8-bit multi-functional port. All of its pins are shared with other functions.
PORT 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups.

10

Input High Voltage on RESET	0.7 V _{CC}		
Output Low Voltage	0.3 V _{CC}		
Input Leakage Current (I _{IL})	10 nA		
Output Leakage Current (I _{OL})	10 nA		
Input High Voltage	0.7 V _{CC}		
Output Low Voltage	0.3 V _{CC}		
Input Leakage Current (I _{IL})	10 nA		
Output Leakage Current (I _{OL})	10 nA		
Input High Voltage	0.7 V _{CC}		
Output Low Voltage	0.3 V _{CC}		
Input Leakage Current (I _{IL})	10 nA		
Output Leakage Current (I _{OL})	10 nA		

ABSOLUTE MAXIMUM RATINGS*

Storage Temperature -60°C to +150°C
 Voltage from V_{PP} or $E\bar{A}$ to
 V_{SS} or $ANGND$ -0.5V to +13.0V
 Voltage from Any Other Pin
 to V_{SS} or $ANGND$ -0.5 to +7.0V
This includes V_{PP} on ROM and CPU devices.
 Power Dissipation 0.5W

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
T_A	Ambient Temperature Under Bias	0	+70	°C
V_{CC}	Digital Supply Voltage	4.50	5.50	V
V_{REF}	Analog Supply Voltage	4.50	5.50	V
F_{OSC}	Oscillator Frequency	4	16	MHz (Note 4)

NOTE:

$ANGND$ and V_{SS} should be nominally at the same potential.

DC CHARACTERISTICS (Under Listed Operating Conditions)

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
I_{CC}	V_{CC} Supply Current			90	mA	XTAL1 = 16 MHz, $V_{CC} = V_{PP} = V_{REF} = 5.5V$
I_{REF}	A/D Reference Supply Current			5	mA	(While device in Reset)
I_{IDLE}	Idle Mode Current			40	mA	XTAL1 = 16 MHz, $V_{CC} = V_{PP} = V_{REF} = 5.5V$
I_{PD}	Powerdown Mode Current		50	75	μA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$ (6, 11)
V_{IL}	Input Low Voltage (all pins)	-0.5V		0.3 V_{CC}	V	For PORT0(10)
V_{IH}	Input High Voltage	0.7 V_{CC}		$V_{CC} + 0.5$	V	For PORT0(10)
V_{IH1}	Input High Voltage XTAL1	0.7 V_{CC}		$V_{CC} + 0.5$	V	XTAL1 Input Pin Only(1)
V_{IH2}	Input High Voltage on RESET	0.7 V_{CC}		$V_{CC} + 0.5$	V	RESET input pin only
V_{OL}	Output Low Voltage (Outputs Configured as Complementary)			0.3 0.45 1.5	V V V	$I_{OL} = 200 \mu A$ (3,5) $I_{OL} = 3.2 \text{ mA}$ $I_{OL} = 7.0 \text{ mA}$
V_{OH}	Output High Voltage (Outputs Configured as Complementary)	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$			V V V	$I_{OH} = -200 \mu A$ (3,5) $I_{OH} = -3.2 \text{ mA}$ $I_{OH} = -7.0 \text{ mA}$
I_{LI}	Input Leakage Current (Std. Inputs)			± 10	μA	$V_{SS} < V_{IN} < V_{CC}$
I_{LI1}	Input Leakage Current (Port 0)			± 3	μA	$V_{SS} < V_{IN} < V_{REF}$
I_{IL}	Logical 0 Input Current			-70	μA	$V_{IN} = 0.45V$ (1)

DC CHARACTERISTICS (Under Listed Operating Conditions) (Continued)

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
V _{OH1}	SLPINT (P5.4) and HLDA (P2.6) Output High Voltage in RESET	2.0			V	I _{OH} = 0.8 mA ⁽⁷⁾
V _{OH2}	Output High Voltage in RESET	V _{CC} - 1V			V	I _{OH} = -6 µA ⁽¹⁾
C _S	Pin Capacitance (Any pin to V _{SS})			10	pF	f _{test} = 1.0 MHz ⁽⁶⁾
R _{WPU}	Weak Pullup Resistance		150K		Ω	(Note 6)

NOTES:

1. All BD (bidirectional) pins except INST and CLKOUT. INST and CLKOUT are excluded due to their not being weakly pulled high in reset. BD pins include Port1, Port2, Port3, Port4, Port5 and Port6 except SLPINT (P5.4) and HLDA (P2.6).
2. Standard input pins include XTAL1, EA, RESET, and Port 1/2/5/6 when setup as inputs.
3. All bidirectional I/O pins when configured as Outputs (Push/Pull).
4. Device is static and should operate below 1 Hz, but only tested down to 4 MHz.
5. Maximum I_{OL}/I_{OH} currents per pin will be characterized and published at a later date.
6. Typicals are based on limited number of samples and are not guaranteed. The values listed are at room temperature and V_{REF} = V_{CC} = 5.0V.
7. Violating these specifications in reset may cause the device to enter test modes (P5.4 and P2.6).
8. When P0 is used as analog inputs, refer to A/D specifications for this characteristic.
9. For temperatures <100°C typical is 10 µA.

10

8XC196KT ADDITIONAL BUS TIMING MODES

The 8XC196KT devices have 3 additional bus timing modes for external memory interfacing.

MODE 3:

Mode 3 is the standard timing mode.

MODE 0:


Mode 0 is the standard timing mode, but 1 (minimum) wait state is always inserted in external bus cycles.

MODE 1:

Mode 1 is the long R/W mode. This mode advances \overline{RD} and \overline{WR} signals by 1 T_{OSC} creating a 2 T_{OSC} $\overline{RD}/\overline{WR}$ low time. ALE is also advanced by 0.5 T_{OSC} but ALE high time remains 1 T_{OSC}.

MODE 2:

Mode 2 is the long R/W mode with Early Address. Mode 2 is similar to Mode 1 with respect to RD, WR, and ALE signals. Additionally, the address is output on the bus 0.5 T_{OSC} earlier in the bus cycle.



Detailed MODE 1, 2, 3, Comparison

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions	Signals
H—High	A—Address
L—Low	B—BHE
V—Valid	BR— $\overline{\text{BREQ}}$
X—No Longer Valid	C—CLKOUT
Z—Floating	D—DATA
	G—Buswidth
	H—HOLD
	HA—HLDA
	L—ALE/ADV
	Q—Data Out
	RD— $\overline{\text{RD}}$
	W—WR/WRH/WRI
	X—XTAL1
	Y—READY

BUS MODE 0 AND 3 AC CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The system must meet these specifications to work with the 8XC196KT.

Symbol	Parameter	Min	Max	Units
T _{AVV}	Address Valid to Ready Setup		2 T _{OSC} - 75	ns ⁽³⁾
T _{LLV}	ALE Low to READY Setup		T _{OSC} - 70	ns ⁽³⁾
T _{LYH}	Non READY Time	No Upper Limit		ns
T _{CLYX}	READY Hold after CLKOUT Low	0	T _{OSC} - 30	ns ⁽¹⁾
T _{AVGV}	Address Valid to BUSWIDTH Setup		2 T _{OSC} - 75	ns ^(2, 3)
T _{LLGV}	ALE Low to BUSWIDTH Setup		T _{OSC} - 60	ns ^(2, 3)
T _{CLGX}	BUSWIDTH Hold after CLKOUT Low	0		ns
T _{AVDV}	Address Valid to Input Data Valid		3 T _{OSC} - 55	ns ⁽²⁾
T _{RLDV}	RD active to input Data Valid		T _{OSC} - 30	ns ⁽²⁾
T _{CLDV}	CLKOUT Low to Input Data Valid		T _{OSC} - 60	ns
T _{RHDZ}	End of RD to Input Data Float		T _{OSC}	ns
T _{RHDX}	Data Hold after RD High	0		ns

NOTES:

1. If Max is exceeded, additional wait states will occur.
2. If wait states are used, add 2 T_{OSC} × n, where n = number of wait states.
3. If mode 0 is selected, one wait state minimum is always added. If additional wait states are required, add 2 T_{OSC} to the specification.

BUS MODE 0 AND 3 AC CHARACTERISTICS (Over Specified Operating Conditions)

(Continued)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.


The 8XC196KT will meet these specifications

Symbol	Parameter	Min	Max	Units
F_{XTAL}	Frequency on XTAL1	4.0	16.0	MHz ⁽¹⁾
T_{OSC}	XTAL1 Period ($1/F_{XTAL}$)	62.5	250	ns
T_{XHCH}	XTAL1 High to CLKOUT High or Low	+20	110	ns
T_{OFD}	Clock Failure to Reset Pulled Low ⁽⁶⁾	4	40	μ s
T_{CLCL}	CLKOUT Period	$2 T_{OSC}$		ns
T_{CHCL}	CLKOUT High Period	$T_{OSC} - 10$	$T_{OSC} + 30$	ns
T_{CLLH}	CLKOUT Low to ALE/ADV High	-10	+15	ns
T_{LLCH}	ALE/ADV Low to CLKOUT High	-25	+15	ns
T_{LHLH}	ALE/ADV Cycle Time	$4 T_{OSC}$		ns ⁽⁵⁾
T_{LHLL}	ALE/ADV High Time	$T_{OSC} - 10$	$T_{OSC} + 10$	ns
T_{AVLL}	Address Valid to ALE Low	$T_{OSC} - 15$		ns
T_{LLAX}	Address Hold After ALE/ADV Low	$T_{OSC} - 40$		ns
T_{LLRL}	ALE/ADV Low to RD Low	$T_{OSC} - 40$		ns
T_{RLCL}	RD Low to CLKOUT Low	+4	+35	ns
T_{RLRH}	RD Low Period	$T_{OSC} - 5$		ns ⁽⁵⁾
T_{RHLH}	RD High to ALE/ADV High	T_{OSC}	$T_{OSC} + 25$	ns ⁽³⁾
T_{RLAZ}	RD Low to Address Float		+5	ns
T_{LLWL}	ALE/ADV Low to WR Low	$T_{OSC} - 10$		ns
T_{CLWL}	CLKOUT Low to WR Low	-10	+25	ns
T_{QVWH}	Data Valid before WR High	$T_{OSC} - 23$		ns
T_{CHWH}	CLKOUT High to WR High	-10	+15	ns
T_{WLWH}	WR Low Period	$T_{OSC} - 30$		ns ⁽⁵⁾
T_{WHQX}	Data Hold after WR High	$T_{OSC} - 30$		ns
T_{WHLH}	WR High to ALE/ADV High	$T_{OSC} - 10$	$T_{OSC} + 15$	ns ⁽³⁾
T_{WHBX}	BHE, INST Hold after WR High	$T_{OSC} - 10$		ns
T_{WHAX}	AD8-15 Hold after WR High	$T_{OSC} - 30$		ns ⁽⁴⁾
T_{RHBX}	BHE, INST Hold after RD High	$T_{OSC} - 10$		ns
T_{RHAX}	AD8-15 Hold after RD High	$T_{OSC} - 30$		ns ⁽⁴⁾

NOTES:


1. Testing performed at 4.0 MHz, however, the device is static by design and will typically operate below 1 Hz.
2. Typical specifications, not guaranteed.
3. Assuming back-to-back bus cycles.
4. 8-bit bus only.
5. If wait states are used, add $2 T_{OSC} \times n$, where n = number of wait states. If mode 0 (1 automatic wait state added) operation is selected, add $2 T_{OSC}$ to specification.
6. T_{OFD} is the time for the oscillator fail detect circuit (OFD) to react to a clock failure. The OFD circuitry is enabled by programming the UPROM location 0778H with the value 0004H. KT customer QROM codes need to equate location 2016H to the value 0CDEH if the oscillator fail detect (OFD) function is desired. Intel manufacturing uses location 2016H as a flag to determine whether or not to program the Clock Detect Enable (CDE) bit. Programming the CDE bit enables oscillator fail detection.

BUS MODE 0 AND 3 8XC196KT SYSTEM BUS TIMING




10

MODE 0 AND 3 8XC196KT READY TIMINGS (ONE WAIT STATE)



8XC196KT BUSWIDTH TIMINGS



BUS MODE 1—AC CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The system must meet these specifications to work with the 8XC196KT.

Symbol	Parameter	Min	Max	Units
T_{AVYV}	Address Valid to Ready Setup		$2 T_{OSC} - 75$	ns
T_{LLYV}	ALE Low to READY Setup		$1.5 T_{OSC} - 70$	ns
T_{LYH}	Non READY Time		No Upper Limit	ns
T_{CLYX}	READY Hold after CLKOUT Low	0	$T_{OSC} - 30$	ns ⁽¹⁾
T_{AVGV}	Address Valid to BUSWIDTH Setup		$2 T_{OSC} - 75$	ns
T_{LLGV}	ALE Low to BUSWIDTH Setup		$1.5 T_{OSC} - 60$	ns
T_{CLGX}	BUSWIDTH Hold after CLKOUT Low	0		ns
T_{AVDV}	Address Valid to Input Data Valid		$3 T_{OSC} - 60$	ns ⁽²⁾
T_{RLDV}	RD Active to input Data Valid		$T_{OSC} - 44$	ns ⁽²⁾
T_{CLDV}	CLKOUT Low to Input Data Valid		$T_{OSC} - 60$	ns
T_{RHDZ}	End of RD to Input Data Float		T_{OSC}	ns
T_{RHDH}	Data Hold after RD High	0		ns

NOTES:

- If Max is exceeded, additional wait states will occur.
- If wait states are used, add $2 T_{OSC} \times n$, where n = number of wait states. If mode 0 is selected, one wait state minimum is always added. If additional wait states are required, add $2 T_{OSC}$ to the specification.

T_{CLYX}	READY Hold after CLKOUT Low	0	$T_{OSC} - 30$	ns ⁽¹⁾
T_{CLGX}	BUSWIDTH Hold after CLKOUT Low	0		ns
T_{CLDV}	CLKOUT Low to Input Data Valid		$T_{OSC} - 60$	ns
T_{RHDZ}	End of RD to Input Data Float		T_{OSC}	ns
T_{RHDH}	Data Hold after RD High	0		ns
T_{AVDV}	Address Valid to Input Data Valid		$3 T_{OSC} - 60$	ns ⁽²⁾
T_{RLDV}	RD Active to input Data Valid		$T_{OSC} - 44$	ns ⁽²⁾
T_{AVGV}	Address Valid to BUSWIDTH Setup		$2 T_{OSC} - 75$	ns
T_{LLGV}	ALE Low to BUSWIDTH Setup		$1.5 T_{OSC} - 60$	ns
T_{LLYV}	ALE Low to READY Setup		$1.5 T_{OSC} - 70$	ns
T_{AVYV}	Address Valid to Ready Setup		$2 T_{OSC} - 75$	ns

NOTES:
1. Testing performed at 0.0 MHz; however, the device is stated by design and will typically operate below 1 MHz.
2. Typical specifications not guaranteed.
3. Assuming back-to-back bus cycles.
4. 4-bit bus only.
5. If wait states are used, add $2 T_{OSC} \times n$, where n = number of wait states. If mode 0 (1 automatic wait state added) operation is required, add $2 T_{OSC}$ to specification.

BUS MODE 1—AC CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.


The 8XC196KT will meet these specifications

Symbol	Parameter	Min	Max	Units
F _{XTAL}	Frequency on XTAL1	4.0	16.0	MHz ⁽¹⁾
T _{OSC}	XTAL1 Period (1/F _{XTAL})	62.5	250	ns
T _{XHCH}	XTAL1 High to CLKOUT High or Low	+ 20		ns
T _{CLCL}	CLKOUT Period	2 T _{OSC}		ns
T _{CHCL}	CLKOUT High Period	T _{OSC} - 10	T _{OSC} + 27	ns
T _{CHLH}	CLKOUT High to ALE/ADV High	0.5 T _{OSC} - 15	0.5 T _{OSC} + 15	ns
T _{CLLL}	CLKOUT Low to ALE/ADV Low	0.5 T _{OSC} - 25	0.5 T _{OSC} + 15	ns
T _{LHLH}	ALE/ADV Cycle Time	4 T _{OSC}		ns ⁽⁵⁾
T _{LHLL}	ALE/ADV High Time	T _{OSC} - 10	T _{OSC} + 10	ns
T _{AVLL}	Address Valid to ALE Low	0.5 T _{OSC} - 15		ns
T _{LLAX}	Address Hold After ALE/ADV Low	0.5 T _{OSC} - 20		ns
T _{LLRL}	ALE/ADV Low to RD Low	0.5 T _{OSC} - 15		ns
T _{RLCL}	RD Low to CLKOUT Low	T _{OSC} - 10	T _{OSC} + 30	ns
T _{RLRH}	RD Low Period	2 T _{OSC} - 20		ns ⁽⁵⁾
T _{RHLH}	RD High to ALE/ADV High	0.5 T _{OSC}	0.5 T _{OSC} + 25	ns ⁽³⁾
T _{RLAZ}	RD Low to Address Float		+ 5	ns
T _{LLWL}	ALE/ADV Low to WR Low	0.5 T _{OSC} - 10		ns
T _{CLWL}	CLKOUT Low to WR Low	T _{OSC} - 15	T _{OSC} + 25	ns
T _{QVWH}	Data Valid before WR High	2 T _{OSC} - 23		ns
T _{CHWH}	CLKOUT High to WR High	- 10	+ 15	ns
T _{WLWH}	WR Low Period	2 T _{OSC} - 15		ns ⁽⁵⁾
T _{WHQX}	Data Hold after WR High	0.5 T _{OSC} - 25		ns
T _{WHLH}	WR High to ALE/ADV High	0.5 T _{OSC} - 10	0.5 T _{OSC} + 10	ns ⁽³⁾
T _{WHBX}	BHE Hold after WR High	T _{OSC} - 15		ns
T _{WHIX}	INST Hold after WR High	0.5 T _{OSC} - 15		
T _{WHAX}	AD8-15 Hold after WR High	0.5 T _{OSC} - 30		ns ⁽⁴⁾
T _{RHBX}	BHE Hold after RD High	T _{OSC} - 32		ns
T _{RHIX}	INST Hold after RD High	0.5 T _{OSC} - 32		
T _{RHAX}	AD8-15 Hold after RD High	0.5 T _{OSC} - 30		ns ⁽⁴⁾


NOTES:

1. Testing performed at 8.0 MHz, however, the device is static by design and will typically operate below 1 Hz.
2. Typical specifications, not guaranteed.
3. Assuming back-to-back bus cycles.
4. 8-bit bus only.
5. If wait states are used, add 2 T_{OSC} × n, where n = number of wait states. If mode 0 (1 automatic wait state added) operation is selected, add 2 T_{OSC} to specification.

MODE 1—8XC196KT READY TIMINGS (ONE WAIT STATE)



MODE 1—8XC196KT BUSWIDTH TIMINGS



BUS MODE 2—AC CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The system must meet these specifications to work with the 8XC196KT.

Symbol	Parameter	Min	Max	Units
T_{AVYV}	Address Valid to Ready Setup		$2.5 T_{OSC} - 75$	ns
T_{LLYV}	ALE Low to READY Setup		$1.5 T_{OSC} - 70$	ns
T_{LYLH}	Non READY Time		No Upper Limit	ns
T_{CLYX}	READY Hold after CLKOUT Low	0	$T_{OSC} - 30$	ns(1)
T_{AVGV}	Address Valid to BUSWIDTH Setup		$2.5 T_{OSC} - 75$	ns
T_{LLGV}	ALE Low to BUSWIDTH Setup		$T_{1.5 OSC} - 60$	ns
T_{CLGX}	BUSWIDTH Hold after CLKOUT Low	0		ns
T_{AVDV}	Address Valid to Input Data Valid		$3.5 T_{OSC} - 55$	ns(2)
T_{RLDV}	RD Active to Input Data Valid		$2 T_{OSC} - 44$	ns(2)
T_{CLDV}	CLKOUT Low to Input Data Valid		$T_{OSC} - 60$	ns
T_{RHDZ}	End of RD to Input Data Float		$0.5 T_{OSC}$	ns
T_{RHDX}	Data Hold after RD High	0		ns

NOTES:

- If Max is exceeded, additional wait states will occur.
- If wait states are used, add $2 T_{OSC} \times n$, where n = number of wait states. If mode 0 is selected, one wait state minimum is always added. If additional wait states are required, add $2 T_{OSC}$ to the specification.

ns			RD Low to Address Float	T_{ALF}
ns	$0.5 T_{OSC} - 10$		READY Low to WR Low	T_{RLW}
ns	$T_{OSC} - 25$		CLKOUT Low to WR Low	T_{CLWL}
ns	$2 T_{OSC} - 25$		Data Valid before WR High	T_{DVWH}
ns	-10		CLKOUT High to WR High	T_{CHWH}
ns(1)	$2 T_{OSC} - 20$		WR Low Period	T_{WLP}
ns	$0.5 T_{OSC} - 25$		Data Hold after WR High	T_{DWH}
ns(1)	$0.5 T_{OSC} - 10$		WR High to READY High	T_{WRH}
ns	$T_{OSC} - 15$		BHE Hold after WR High	T_{BWH}
ns	$0.5 T_{OSC} - 15$		INST Hold after WR High	T_{IWH}
ns(1)	$0.5 T_{OSC} - 30$		AD \bar{B} -15 Hold after WR High	T_{WAX}
ns	$T_{OSC} - 35$		BHE Hold after RD High	T_{RBH}
	$0.5 T_{OSC} - 35$		INST Hold after RD High	T_{RIH}
ns(1)	$0.5 T_{OSC} - 30$		AD \bar{B} -15 Hold after RD High	T_{RAX}

NOTES:

- Testing performed at 8.0 MHz; however, the device is static by design and will properly operate below 1 MHz.
- Typical specifications not guaranteed.
- Assuming power-to-back bus cycles.
- 8-bit bus only.
- If wait states are used, add $2 T_{OSC} \times n$ where n = number of wait states. If mode 0 (automatic wait state added) operation is selected, add $2 T_{OSC}$ to specification.

BUS MODE 2—AC CHARACTERISTICS (Over Specified Operating Conditions)


Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The 8XC196KT will meet these specifications


Symbol	Parameter	Min	Max	Units
F _{XTAL}	Frequency on XTAL1	8.0	16.0	MHz ⁽¹⁾
T _{OSC}	XTAL1 Period (1/F _{XTAL})	62.5	125	ns
T _{XHCH}	XTAL1 High to CLKOUT High or Low	+20	+85	ns
T _{CLCL}	CLKOUT Period	2 T _{OSC}		ns
T _{CHCL}	CLKOUT High Period	T _{OSC} - 10	T _{OSC} + 27	ns
T _{CHLH}	CLKOUT High to ALE/ADV High	0.5 T _{OSC} - 15	0.5 T _{OSC} + 15	ns
T _{CLLL}	CLKOUT Low to ALE/ADV Low	0.5 T _{OSC} - 25	0.5 T _{OSC} + 15	ns
T _{LHLH}	ALE/ADV Cycle Time	4 T _{OSC}		ns ⁽⁵⁾
T _{LHLL}	ALE/ADV High Time	T _{OSC} - 10	T _{OSC} + 10	ns
T _{AVLL}	Address Valid to ALE Low	T _{OSC} - 15		ns
T _{LLAX}	Address Hold After ALE/ADV Low	0.5 T _{OSC} - 20		ns
T _{LLRL}	ALE/ADV Low to RD Low	0.5 T _{OSC} - 15		ns
T _{RLCL}	RD Low to CLKOUT Low	T _{OSC} - 10	T _{OSC} + 30	ns
T _{RLRH}	RD Low Period	2 T _{OSC} - 20		ns ⁽⁵⁾
T _{RHLH}	RD High to ALE/ADV High	0.5 T _{OSC} - 5	0.5 T _{OSC} + 25	ns ⁽³⁾
T _{RLAZ}	RD Low to Address Float		+5	ns
T _{LLWL}	ALE/ADV Low to WR Low	0.5 T _{OSC} - 10		ns
T _{CLWL}	CLKOUT Low to WR Low	T _{OSC} - 22	T _{OSC} + 25	ns
T _{QVWH}	Data Valid before WR High	2 T _{OSC} - 25		ns
T _{CHWH}	CLKOUT High to WR High	-10	+15	ns
T _{WLWH}	WR Low Period	2 T _{OSC} - 20		ns ⁽⁵⁾
T _{WHQX}	Data Hold after WR High	0.5 T _{OSC} - 25		ns
T _{WHLH}	WR High to ALE/ADV High	0.5 T _{OSC} - 10	0.5 T _{OSC} + 10	ns ⁽³⁾
T _{WHBX}	BHE Hold after WR High	T _{OSC} - 15		ns
T _{WHIX}	INST Hold after WR High	0.5 T _{OSC} - 15		
T _{WHAX}	AD8-15 Hold after WR High	0.5 T _{OSC} - 30		ns ⁽⁴⁾
T _{RHBX}	BHE Hold after RD High	T _{OSC} - 32		ns
T _{RHIX}	INST Hold after RD High	0.5 T _{OSC} - 32		
T _{RHAX}	AD8-15 Hold after RD High	0.5 T _{OSC} - 30		ns ⁽⁴⁾

NOTES:


1. Testing performed at 8.0 MHz, however, the device is static by design and will typically operate below 1 Hz.
2. Typical specifications, not guaranteed.
3. Assuming back-to-back bus cycles.
4. 8-bit bus only.
5. If wait states are used, add 2 T_{OSC} × n, where n = number of wait states. If mode 0 (1 automatic wait state added) operation is selected, add 2 T_{OSC} to specification.



MODE 2—8XC196KT READY TIMINGS (ONE WAIT STATE)



MODE 2—8XC196KT BUSWIDTH TIMINGS



BUS MODE 0, 1, 2, and 3 HOLD/HOLDA TIMINGS (Over Specified Operation Conditions)


Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

Symbol	Parameter	Min	Max	Units
T_{HVCH}	HOLD Setup Time	+ 65		ns ⁽¹⁾
T_{CLHAL}	CLKOUT Low to \overline{HLDA} Low	- 15	+ 15	ns
T_{CLBRL}	CLKOUT Low to \overline{BREQ} Low	- 15	+ 15	ns
T_{AZHAL}	\overline{HLDA} Low to Address Float		+ 25	ns
T_{BZHAL}	\overline{HLDA} Low to \overline{BHE} , \overline{INST} , \overline{RD} , \overline{WR} Weakly Driven		+ 25	ns
T_{CLHAH}	CLKOUT Low to \overline{HLDA} High	- 25	+ 15	ns
T_{CLBRH}	CLKOUT Low to \overline{BREQ} High	- 25	+ 25	ns
T_{HAHAX}	\overline{HLDA} High to Address No Longer Float	- 15		ns
T_{HAHBV}	\overline{HLDA} High to \overline{BHE} , \overline{INST} , \overline{RD} , \overline{WR} Valid	- 10		ns

NOTE:


1. To guarantee recognition at next clock.

8XC196KT HOLD/HOLDA TIMINGS



AC CHARACTERISTICS—SLAVE PORT

SLAVE PORT WAVEFORM—(SLPL = 0)



SLAVE PORT TIMING—(SLPL = 0, 1, 2, 3)


Symbol	Parameter	Min	Max	Units
T_{SAVWL}	Address Valid to \overline{WR} Low	50		ns
T_{SRHAV}	\overline{RD} High to Address Valid	60		ns
T_{SRLRH}	\overline{RD} Low Period	T_{OSC}		ns
T_{SWLWH}	\overline{WR} Low Period	T_{OSC}		ns
T_{SRLDV}	\overline{RD} Low to Output Data Valid		60	ns
T_{SDVWH}	Input Data Setup to \overline{WR} High	20		ns
T_{SWHQX}	\overline{WR} High to Data Invalid	30		ns
T_{SRHDZ}	\overline{RD} High to Data Float	15		ns

NOTES:

1. Test Conditions: $F_{OSC} = 16 \text{ MHz}$, $T_{OSC} = 60 \text{ ns}$. Rise/Fall Time = 10 ns. Capacitive Pin Load = 100 pF.
2. These values are not tested in production, and are based upon theoretical estimates and/or laboratory tests.
3. Specifications above are advanced information and are subject to change.

int.1

SLAVE PORT WAVEFORM—(SLPL = 1)



10

SLAVE PORT TIMING—(SLPL = 1, 2, 3)

Symbol	Parameter	Min	Max	Units
TSELLL	CS Low to ALE Low	20		ns
TsrHEH	RD or WR High to CS High	60		ns
TLLRL	ALE Low to RD Low	TOSC		ns
TSLRH	RD Low Period	TOSC		ns
TSVL	WR Low Period	TOSC		ns
TSVLL	Address Valid to ALE Low	20		ns
TSLAX	ALE Low to Address Invalid	20		ns
TSLDV	RD Low to Output Data Valid		60	ns
TSDVWH	Input Data Setup to WR High	20		ns
TSWHGX	WR High to Data Invalid	30		ns
TSHGX	RD High to Data Float	15		ns


NOTES:

1. Test Conditions: FOSC = 16 MHz, TOSC = 60 ns. Rise/Fall Time = 10 ns. Capacitive Pin Load = 100 pF.
2. These values are not tested in production, and are based upon theoretical estimates and/or laboratory tests.
3. Specifications above are advanced information and are subject to change.


EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Oscillator Frequency	4	16	MHz
T_{XLXL}	Oscillator Period (T_{OSC})	62.5	250	ns
T_{XHXX}	High Time	$0.35 \times T_{OSC}$	$0.65 T_{OSC}$	ns
T_{XLXX}	Low Time	$0.35 \times T_{OSC}$	$0.65 T_{OSC}$	ns
T_{XLXH}	Rise Time		10	ns
T_{XHXL}	Fall Time		10	ns


EXTERNAL CLOCK DRIVE WAVEFORMS



AC TESTING INPUT, OUTPUT WAVEFORMS




FLOAT WAVEFORMS



WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE



10

AC CHARACTERISTICS—SERIAL PORT-SHIFT REGISTER MODE

SERIAL PORT TIMING—SHIFTING REGISTER MODE

Test Conditions: $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$; $V_{SS} = 0.0\text{V}$; Load Capacitance = pF

Symbol	Parameter	Min	Max	Units
T_{XLXL}	Serial Port Clock Period	$8 T_{OSC}$		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge	$4 T_{OSC} - 50$	$T_{OSC} + 50$	ns
T_{QVXH}	Output Data Setup to Clock Rising Edge	$3 T_{OSC}$		ns
T_{XHGX}	Output Data Hold after Clock Rising Edge	$2 T_{OSC} - 50$		ns
T_{XHGV}	Next Output Data Valid after Clock Rising Edge		$2 T_{OSC} + 50$	ns
T_{DVXH}	Input Data Setup to Clock Rising Edge	$2 T_{OSC} + 200$		ns
$T_{XHDx}^{(1)}$	Input Data Hold after Clock Rising Edge	0		ns
$T_{XHQZ}^{(1)}$	Last Clock Rising to Output Float		$5 T_{OSC}$	ns

NOTE:

1. Parameters not tested.

A TO D CHARACTERISTICS

The A/D converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of V_{REF} .

10-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T_A	Ambient Temperature	0	+70	°C
V_{CC}	Digital Supply Voltage	4.50	5.50	V
V_{REF}	Analog Supply Voltage	4.50	5.50	V(1)
T_{SAM}	Sample Time	1.0		$\mu s^{(2)}$
T_{CONV}	Conversion Time	10	15	$\mu s^{(2)}$
F_{OSC}	Oscillator Frequency	4.0	16.0	MHz

NOTES:

- V_{REF} must be within 0.5V of V_{CC} .
- The value of AD_TIME is selected to meet these specifications.

10-BIT MODE A/D CHARACTERISTICS (Using Above Operating Conditions)⁽⁶⁾

Parameter	Typ ^{*(1)}	Min	Max	Units*
Resolution		1024 10	1024 10	Level Bits
Absolute Error		0	± 3.0	LSBs
Full Scale Error	0.25 ± 0.5			LSBs
Zero Offset Error	0.25 ± 0.5			LSBs
Non-Linearity	1.0 ± 2.0		± 3.0	LSBs
Differential Non-Linearity		-0.75	+0.75	LSBs
Channel-to-Channel Matching	± 0.1	0	± 1.0	LSBs
Repeatability	± 0.25	0		LSBs ⁽¹⁾
Temperature Coefficients:				
Offset	0.009			LSB/C ⁽¹⁾
Full Scale	0.009			LSB/C ⁽¹⁾
Differential Non-Linearity	0.009			LSB/C ⁽¹⁾
Off Isolation		-60		dB ^(1,2,3)
Feedthrough	-60			dB ^(1,2)
V_{CC} Power Supply Rejection	-60			dB ^(1,2)
Input Resistance		750	1.2K	$\Omega^{(4)}$
DC Input Leakage	± 1.0	0	± 3.0	μA
Voltage on Analog Input Pin		ANGND - 0.5	$V_{REF} + 0.5$	V ⁽⁵⁾
Sampling Capacitor	3.0			pF

*An "LSB" as used here has a value of approximately 20 mV.

NOTES:

- These values are expected for most parts at 25°C, but are not tested or guaranteed.
- DC to 100 KHz.
- Multiplexer break-before-make is guaranteed.
- Resistance from device pin, through internal MUX, to sample capacitor.
- Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.
- All conversions performed with processor in IDLE mode.

8-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature	0	+ 70	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.50	5.50	V(1)
T _{SAM}	Sample Time	1.0		μs(2)
T _{CONV}	Conversion Time	7	20	μs(2)
F _{OSC}	Oscillator Frequency	4.0	16.0	MHz

NOTES:

1. V_{REF} must be within 0.5V of V_{CC}.
2. The value of AD_TIME is selected to meet these specifications.

10

8-BIT MODE A/D CHARACTERISTICS (Using Above Operating Conditions)(6)

Parameter	Typ*(1)	Min	Max	Units*
Resolution		256 8	256 8	Level Bits
Absolute Error		0	± 1.0	LSBs
Full Scale Error	± 0.5			LSBs
Zero Offset Error	± 0.5			LSBs
Non-Linearity		0	± 1.0	LSBs
Differential Non-Linearity		-0.5	+0.5	LSBs
Channel-to-Channel Matching		0	± 1.0	LSBs
Repeatability	± 0.25	0		LSBs(1)
Temperature Coefficients:				
Offset	0.003			LSB/C(1)
Full Scale	0.003			LSB/C(1)
Differential Non-Linearity	0.003			LSB/C(1)
Off Isolation		-60		dB(1,2,3)
Feedthrough	-60			dB(1,2)
V _{CC} Power Supply Rejection	-60			dB(1,2)
Input Resistance		750	1.2K	Ω(4)
DC Input Leakage	± 1.0	0	± 3.0	μA
Voltage on Analog Input Pin		ANGND - 0.5	V _{REF} + 0.5	V(5)
Sampling Capacitor	3.0			pF

*An "LSB" as used here has a value of approximately 20 mV.

NOTES:

1. These values are expected for most parts at 25°C, but are not tested or guaranteed.
2. DC to 100 KHz.
3. Multiplexer break-before-make is guaranteed.
4. Resistance from device pin, through internal MUX, to sample capacitor.
5. Applying voltage beyond these specifications will degrade the accuracy of other channels being converted.
6. All conversions performed with processor in IDLE mode.

EPROM SPECIFICATIONS

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature during Programming	20	30	°C
V _{CC}	Supply Voltage during Programming	4.5	5.5	V(1)
V _{REF}	Reference Supply Voltage during Programming	4.5	5.5	V(1)
V _{PP}	Programming Voltage	12.25	12.75	V(2)
V _{EA}	EA Pin Voltage	12.25	12.75	V(2)
F _{OSC}	Oscillator Frequency during Auto and Slave Mode Programming	6.0	8.0	MHz
F _{OSC}	Oscillator Frequency during Run-Time Programming	6.0	16.0	MHz

NOTES:

1. V_{CC} and V_{REF} should nominally be at the same voltage during programming.
2. V_{PP} and V_{EA} must never exceed the maximum specification, or the device may be damaged.
3. V_{SS} and $\overline{\text{ANGND}}$ should nominally be at the same potential (0V).
4. Load capacitance during Auto and Slave Mode programming = 150 pF.

AC EPROM PROGRAMMING CHARACTERISTICS (SLAVE MODE)

Symbol	Parameter	Min	Max	Units
T _{AVLL}	Address Setup Time	0		T _{OSC}
T _{LLAX}	Address Hold Time	100		T _{OSC}
T _{DVPL}	Data Setup Time	0		T _{OSC}
T _{PLDX}	Data Hold Time	400		T _{OSC}
T _{LLH}	PALE Pulse Width	50		T _{OSC}
T _{PLPH}	PROG Pulse Width(2)	50		T _{OSC}
T _{LHPL}	PALE High to PROG Low	220		T _{OSC}
T _{PHLL}	PROG High to next PALE Low	220		T _{OSC}
T _{PHDX}	Word Dump Hold Time		50	T _{OSC}
T _{PHPL}	PROG High to next PROG Low	220		T _{OSC}
T _{LHPL}	PALE High to PROG Low	220		T _{OSC}
T _{PLDV}	PROG Low to Word Dump Valid		50	T _{OSC}
T _{SHLL}	RESET High to First PALE Low	1100		T _{OSC}
T _{PHIL}	PROG High to $\overline{\text{AINC}}$ Low	0		T _{OSC}
T _{ILIH}	$\overline{\text{AINC}}$ Pulse Width	240		T _{OSC}
T _{ILVH}	PVER Hold after $\overline{\text{AINC}}$ Low	50		T _{OSC}
T _{ILPL}	$\overline{\text{AINC}}$ Low to PROG Low	170		T _{OSC}
T _{PHVL}	PROG High to PVER Valid		220	T _{OSC}

NOTES:

1. Run-time programming is done with F_{osc} = 6.0 MHz to 10.0 MHz, V_{CC}, V_{PD}, V_{REF} = 5V ± 0.5V, T_C = 25°C ± 5°C and V_{pp} = 12.5V ± 0.25V. For run-time programming over a full operating range, contact factory.
2. Programming specifications are not tested, but guaranteed by design.
3. This specification is for the word dump mode. For programming pulses use Modified Quick Pulse Algorithm.

DC EPROM PROGRAMMING CHARACTERISTICS


Symbol	Parameter	Min	Max	Units
I_{pp}	V_{pp} Programming Supply Current		200	mA

NOTE:


Don not apply V_{pp} until V_{CC} is stable and within specifications and the oscillator/clock has stabilized or the device may be damaged.

EPROM PROGRAMMING WAVEFORMS


SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE



SLAVE PROGRAMMING MODE IN WORD DUMP MODE WITH AUTO INCREMENT




AND AUTO INCREMENT



8XC196KT ERRATA

The following is a list of all known functional deviations for 8XC196KT devices. C-step devices can be identified by a special mark following the eight digit FPO number on the top of the package. For C-step devices, this mark is a "C".

1. The following reserved op-codes do not generate the unimplemented op-code interrupt: 1Ch, 1Dh, 1Eh, 1Fh, E3h, E4h, E6h, E8h, E9h, EAh, EBh and F1h.



APPLICATION NOTE

10

Using the 8XC196NT

RICHARD N. EVANS
CHRISTINE NEFFENGER
APPLICATIONS ENGINEERS

March 1993

Order Number: 272315-001

10-63

Using the 8XC196NT

CONTENTS

PAGE

1.0 INTRODUCTION	10-66
2.0 ARCHITECTURAL OVERVIEW	10-66
3.0 8XC196NT NEW INSTRUCTIONS	10-68
3.1 ELD/ELDB—Extended Load Word/Byte	10-68
3.2 EST/ESTB—Extended Store Word/Byte	10-69
3.3 EBR—Extended Branch	10-70
3.4 EBMOVI—Interruptable Extended Block Move	10-70
3.5 ECALL—Extended Subroutine Call	10-71
3.6 RET—24-Bit Mode Return	10-71
3.7 EJMP—Extended Jump	10-71
4.0 EPORT	10-71
4.1 EPORT Gives 20-Bit External Address	10-71
4.2 EPORT is Address Lines or I/O Pins	10-71
4.3 EPORT SFRs	10-71
4.3.1 EP_MODE Register	10-72
4.3.2 EP_DIR Register	10-72
4.3.3 EP_REG Register	10-72
4.3.4 EP_PIN Register	10-73
4.3.5 Reset Values of EPORT SFRs	10-73
4.3.6 Accessing EPORT SFRs	10-73
4.4 EPORT	10-73
5.0 MEMORY MAP	10-74
5.1 Memory Layout	10-74
5.2 How the EPORT Affects Memory Accesses	10-74
5.2.1 The iC Compiler	10-75
5.2.2 Warning about Changing Pages with EP_REG when the Stack is in External Memory	10-75
5.3 The Different Memory Maps	10-75
5.3.1 MODE 16	10-75
5.3.2 REMAP	10-76
5.3.3 64K Compatible Mode	10-76

CONTENTS

PAGE

5.3.4 Example: Using the “64K Compatible Mode” with 96 Kbytes of Data	10-76
5.3.5 64K Compatible Mode with Page 00h Free	10-79
5.3.6 Example: Using the 64K Compatible Mode with 128K of External Data	10-79
5.3.7 24-Bit Mode with EPROM Remapped	10-80
5.3.8 Example: Using 24-Bit Mode with (EP)ROM Remapped	10-80
5.3.9 24-Bit Mode	10-81
5.3.10 Example: Using 24-Bit Mode	10-81
5.4 Internal RAM	10-82
5.4.1 Reading the EA Pin and Redirecting Internal RAM Accesses	10-82
5.5 Wraparound	10-83
6.0 TIMING IMPROVEMENTS	10-87
6.1 Signals	10-87
6.2 Conditions	10-87
6.3 Critical Memory Timings	10-87
6.4 What Can Be Done to Use Less Expensive Memories and Run at Maximum Speed with Zero Wait States	10-88
6.5 New Timing Modes	10-88
6.5.1 Standard Timing (Mode 3) ..	10-89
6.5.1.1 Mode 3 Timing Specs ..	10-89
6.5.2 Standard Timing with One Wait State (Mode 0)	10-89
6.5.2.1 Mode 0 Timing Specs ..	10-89
6.5.3 Long READ/WRITE with Advanced ALE (Mode 1)	10-89
6.5.3.1 Mode 1 Timing Specs ..	10-90
6.5.4 Long READ/WRITE with Advanced ALE and Early Address (Mode 2)	10-90
6.5.4.1 Mode 2 Timing Specs ..	10-90
6.6 Given These New Timing Modes, Which Memory Devices Can Be Used with No Wait States?	10-92

CONTENTS

PAGE

6.7 Changes to the Bus Control Timings	10-92
6.8 8-Bit Bus in Modes 1 and 2	10-92

CONTENTS

PAGE

7.0 CHIP CONFIGURATION BYTES ...	10-98
7.1 CCBs	10-98
8.0 QUESTIONS AND ANSWERS	10-100

10

The architecture for the 8XC192NT is consistent with the previous members (see Figure 2-1). The program counter has been extended to 34 bits to accommodate the extended addressing capabilities. The ALU is tied directly to the register RAM which creates a register-register architecture. The 8XC192NT has 1000 bytes of register RAM. Hence, one thousand accumulators (each a 34-bit wide) are possible. This many accumulators maintains the number of load/store operations. Notice that there are 32 Kbytes of on-chip (EP)ROM available and 312 bytes of internal RAM. The internal RAM can be used just like external RAM to execute code or hold data.

standard MCS-96 family member has 10 address lines which allow linear access to 64 Kbytes of address space. To accommodate a growing need for address space the 8XC192NT was designed with 20 external address lines. The 8XC192NT is an upgrade from the standard MCS-96 family member. There are many similarities and a few differences that must be noted. The 8XC192NT is on the same peripheral set as the 8XC192NT and 8XC192KE. The peripheral set on the 8XC192NT and 8XC192KE are more advanced than the peripheral set on the 8XC192NT. The 8XC192NT is a subset of the 8XC192KE. The instruction set is a subset of the MCS-96 family containing special extended addressing instructions. The bus controller on the 8XC192NT has




Figure 2-1. 8XC192NT Block Diagram

1.0 INTRODUCTION

The 8XC196NT can address 1 Mbyte of linear address space which is beyond the standard MCS®-96 64 Kbyte address space. Many applications require much memory whether it be from large code sizes due to high level language compilation or from large data tables. The standard MCS-96 family member has 16 address lines which allow linear access to 64 Kbytes of address space. To accommodate a growing need for address space the 8XC196NT was designed with 20 external address lines. The 8XC196NT is an upgrade from the standard MCS-96 family member. There are many similarities and a few differences that must be noted. The same peripheral set exists on the 8XC196NT as on the 8XC196KR. The peripherals on the 8XC196NT and the 8XC196KR are more advanced than the peripherals on the 8X96BH, 8XC196KB, 8XC196KC and 8XC196KD. The instruction set is a superset of the MCS-96 family containing special extended addressing instructions. The bus controller on the 8XC196NT has

new modes which allow for slower memories to be utilized resulting in cost savings. An extended address port (EPORT) adds 4 more address lines to the external bus. The EPORT can also be used as an I/O port if the extended address lines are not needed.

2.0 ARCHITECTURAL OVERVIEW

The architecture for the 8XC196NT is consistent with the previous members (see Figure 2-1). The program counter has been extended to 24 bits to accommodate the extended addressing capabilities. The ALU is tied directly to the register RAM which creates a register-register architecture. The 8XC196NT has 1000 bytes of register RAM. Hence, one thousand accumulators (each a byte wide) are possible. This many accumulators minimizes the number of load/store operations. Notice that there are 32 Kbytes of on-chip (EP)ROM available and 512 bytes of internal RAM. The internal RAM can be used just like external RAM to execute code or hold data.




Figure 2-1. 8XC196NT Block Diagram

The peripheral set on the 8XC196NT includes the following:

- Serial Port (3 asynchronous modes, 1 synchronous mode)
- SSIO (Synchronous Serial I/O Port with bi-directional clocking with two separate data and two separate clock channels)
- Slave Port
- EPA (Event Processor Array—high speed input capture and output compare) 10 channels
- PTS (Peripheral Transaction Server—microcoded interrupt service routine)
- A/D converter (4 channel 8/10 bit resolution with programmable sample and convert times)

- Two 16-bit timers
- Watchdog Timer
- Dedicated 15-bit Baud Rate Generator
- Extended Address Port (EPORT)

See pin out diagram in Figure 2-2.

For more information on the peripherals consult the 8XC196NT or 8XC196KX user's guides. The next sections go into more detail on how to use the EPORT, the memory map and the bus controller improvements which allow for greater flexibility in choosing memories. Also, code examples are given where needed as well as memory interface diagrams.

10




Figure 2-2. 8XC196NT Pin Out Diagram

272315-2

3.0 8XC196NT NEW INSTRUCTIONS

There are a few new instructions for accessing the 1 Mbyte address space. They are listed below and explained in detail in the following pages. When executing in 24-bit mode, instructions which push or pop the PC onto the stack will decrement or increment the stack pointer by four. These instructions include LCALL, SCALL, and RET. RET is explained in the new instruction section.

New Instructions:

- EBMOVI—Interruptable Extended Block Move
- EBR—Extended Branch, Indexed
- ECALL—Extended Subroutine Call
- EJMP—Extended Jump
- ELD/ELDB—Extended Load Word/Byte, Indexed or Indirect
- EST/ESTB—Extended Store Word/Byte, Indexed or Indirect
- RET—24-Bit Mode Return from Subroutine

Assembly Language:

DST SRC

ELD wreg, waopi

where:

- wreg = a word register in the internal register file.
- waopi = a word operand 24-bit indirect or indexed addressed. Even address boundary, so LSB = 0 if indirect and LSB = 1 if indirect auto-increment.

Object Code Format:

Instruction	-> Object code format
ELD wreg, [wlop]	-> [E8][wlop 0][wreg]
ELD wreg, [wlop]+	-> [E8][wlop 1][wreg]
ELD wreg, xx[wlop]	-> [E9][wlop][xx][wreg]
ELDB breg, [biop]	-> [EA][biop 0][breg]
ELDB breg, [biop]+	-> [EA][biop 1][breg]
ELDB breg, xx[biop]	-> [EB][biop][xx][breg]

3.1 ELD/ELDB—Extended Load Word/Byte

Operation:

The word/byte contents of the source—indirect, indirect auto-increment, or index addressed—are copied into the register indicated by the destination. The source is located at a 24-bit address.

Example:

```
rseg at 1CH
A:   dsb 1
B:   dsw 2

cseg at 0FF2080h

ld    B, #01FE6h ; load low word of B with low word of 24-bit address
ldbze B+2, #00h  ; load high word of B with highest byte of 24-bit address
elddb A, [B]     ; (A) <= (001FE6h), which reads EP_PIN register
```


3.2 EST/ESTB—Extended Store Word/Byte

Operation:

The word/byte contents of the source—indirect, indirect auto-increment*, or index addressed—are copied into the register indicated by the destination. The source is located at a 24-bit address.

Assembly Language:

```
SRC  DST
EST wreg, wiop
```

where:

wreg = a word register in the internal register file
 wiop = a word operand 24-bit indirect or indexed addressed modes. Even address boundary, so LSB = 0 for indirect and LSB = 1 for indirect auto-increment.

Example:

```
rseg at 1CH
A: dsb 1
B: dsw 2

cseg at 0FF2080h
ldb  A,#055h ; load A with value
ld  B,#01FFCh ; load low word of B with low word of extended address
ldbze B+2,#00h ; load high word of B with highest byte of extended address
estb A,[B] ; (001FFCh) <= 055h, which writes to P3_REG, a location
; unavailable with windowing or with 'stb' if EP_REG not
; set to 00h
```

Object Code Format:

Instruction	->	Object code format
EST wreg, [wiop]	->	[1C][wiop][wreg]
EST wreg, xx[wiop]	->	[1D][wiop 0][xx][wreg]
EST wreg, xx[wiop]+	->	[1D][wiop 1][xx][wreg]
ESTB breg, [biop]	->	[1E][biop 0][breg]
ESTB breg, [biop]+	->	[1E][biop 1][breg]
ESTB breg, xx[biop]	->	[1F][biop][xx][breg]

3.3 EBR—Extended Branch

Operation:

Execution continues at the extended address specified in the operand register.

Example:

```
rseg at 1CH
B:    dsw 2

cseg at 0FF2080h
.
.
ld     B, #2080h
ldbze B+2, #00h ; load B with external address for execution
ebr    [B]      ; load PC with 24-bit address in B (002080h)
```

Assembly Language:

EBR [dwreg]

where:

dwreg = double word register containing 24-bit address of the branch location

Object Code Format:

[E3][dwreg]

3.4 EBMOVI—Interruptable Extended Block Move

Operation:

This instruction is used to move a block of word data from one location in extended memory to another and is interruptable. The source and destination registers are calculated using the indirect auto-increment addressing modes. A long register addresses the source and destination pointers which are stored in adjacent

double word registers. The number of transfers is specified in the word register. The blocks of data can reside anywhere in memory, but should not overlap.

Assembly Language:

BMOVI qwreg, wreg

where:

qwreg = a quad-word register

Object Code Format:

[E4][wreg][dLreg]

Example:

```
rseg at 1CH
ptrs: dsl 2
count: dsw 1

cseg at 0FF2080h

ld     count, #1000h
ld     ptrs, #4000h
ld     ptrs+2, #0003h
ld     ptrs+4, #3000h
ld     ptrs+6, #0005h

ebmovi ptrs, count ; moves 1000h words of data from 034000h through
                  ; 035000h to 053000h through 054000h
```

3.5 ECALL—Extended Subroutine call

Operation:

The contents of the program counter (the return address) are pushed onto the stack*. Then the distance from the end of the instruction to the target label is added to the program counter, effecting the call. The offset from the end of the instruction to the call must be in the range of -8,388,608 to +8,388,607 inclusive, which is a 24-bit offset.

Assembly Language:

ECALL label

Object Code Format:

[F1][24-bit offset]

NOTE:

*The PC is pushed onto the stack as 4 bytes or 32-bits.

3.6 RET—24-Bit Mode Return

Operation:

The PC is popped off the stack.

Assembly Language:

RET

Object Code Format: [F0]

NOTE:

Since 32-bits were pushed onto the stack at call of subroutine, 32-bits are popped. Therefore, RET in 24-bit mode will execute the following:

PC <= SP

SP = SP+4

3.7 EJMP—Extended Jump

Operation:

The distance from the end of this instruction to the target label is added to the program counter, effecting the jump. The operand may be any address in the entire address space.

Assembly Language:

EJMP cadd

Object Code Format:

[E6][24-bit displacement]

4.0 EPORT

4.1 EPORT Gives 20-Bit External Address

The main feature of the 8XC196NT is its ability to address 1 Mbyte of external memory plus over 32 Kbytes of internal memory on the device. This is accomplished using the extended address port, which is the EPORT. The EPORT can be configured as four additional address lines. Therefore, operating the device in 24-bit mode, external memory is accessed with a 20-bit address (pins: EP.3 → EP.0 and AD15 → AD0). The memory map in Figure 5-4 shows the address range accessible using the 20-bit external memory address. The EPORT replaces four of the A/D channels, therefore the 8XC196NT has only four remaining A/D channels. The pin diagram of the 8XC196NT 68-pin PLCC is shown in Figure 2-2.

4.2 EPORT is Address Lines or I/O Pins

The EPORT can be used as either additional address lines or I/O pins. In addition, the port can function as any combination of additional address lines or I/O pins. For example, two of the EPORT pins can be used as address lines for two additional address bits and the other lines for two additional I/O pins. The user must be aware that this configuration as address or I/O can be changed during normal execution using the EPORT control registers. Therefore, caution should be used when changing the control registers of the EPORT.

4.3 EPORT SFRs

The function, direction, and data of the EPORT are controlled by four special function registers (SFRs) which are: EP_MODE (1FE1h), EP_DIR (1FE3h), EP_REG (1FE5h), and EP_PIN (1FE7h). Table 4-1 shows the SFR control of the pins.

Table 4-1. EPORT SFRs Control of EPORT Pins

EP_Mode	EP_Dir	EP_Reg	Pull-Up	Pull-Down	Pin Function
x	0	0	Off	On	Output 0
x	0	1	On	Off	Output 1
x	1	0	Off	On	Open-Drain 0
x	1	1	Off	Off	Open-Drain 1 (Input)

4.3.1 EP_MODE REGISTER

The **EP_MODE** register determines the function of the EPORT pins. This register is written as a byte. Each bit of the **EP_MODE** indicates whether the pin will be a I/O port pin (**EP_MODE.x** = 0) or an address line pin (**EP_MODE.x** = 1).

4.3.2 EP_DIR REGISTER

The **EP_DIR** register indicates whether the pin will be an input or open-drain output (**EP_DIR.x** = 1) or a complementary output (**EP_DIR.x** = 0). This register is written as a byte.

4.3.3 EP_REG REGISTER

The **EP_REG** register can be used in two different ways. If the pin is configured as an I/O pin, the **EP_REG** is written with the data to be placed on the

pin. If the pin is configured as an address line, the **EP_REG** will supply the extended address on the EPORT when a 16-bit instruction is executed in 24-bit mode. It should be noted that, although the **EP_REG** is an 8-bit register, only the lower 4-bits can place data onto the pins while all 8-bits can place an extended address onto the internal extended address bus. This register is written as a byte. If **EP_MODE** has configured the pins as standard I/O, the value written to the **EP_REG** will appear immediately on the pins.

For example see code 4-1, if the contents of the **EP_REG** = 0FFh and a 16-bit instruction is used, the 16-bit address is concatenated to the contents of the **EP_REG** to form the 24-bit address.

But extended address instructions will drive the extended address specified in the instruction and the EPORT pins will hold these values throughout the bus cycle.

```

Ax EQU 1Ch
STB Ax,1FFh ; if EP_REG = 0FFh (reset value of register) and device in 24-bit mode
; 0FF1FFh <= contents of 1Ch

```

Code 4-1. Writing to the EPORT Register with 16-Bit Addressing

5.0 MEMORY MAP

5.1 Memory Layout

The memory addressing capability of the 8XC196NT is 1 Mbyte of linear address space. Two bits in the chip configuration bytes configure the memory map four different ways. It is conceptually convenient to think of the address space as sixteen 64-Kbyte pages of address space (see Figure 5-5). The lower 8 Kbyte (in page 00h) is specific purpose memory. The specific purpose memory contains the CPU SFRs, the register file, 512 bytes of internal RAM and the peripheral SFRs. The upper 64 Kbyte (page FFh) is where the internal (EP)ROM is located. After RESET, the CCBs are fetched from FF2018h, FF201Ah and FF201CH. Then the program counter is set to FF2080h where execution begins. Like the previous MCS-96 devices, if EA is tied low accesses to locations FF2000h–FF9FFFh go external and access to the internal (EP)ROM is not available. The 512 bytes of internal RAM are mapped to both pages FFh and 00h in locations FF0400h–FF05FFh (and 000400h–0005FFh). In all memory configurations the CPU SFRs (0000h–0017h), peripheral SFRs (1F00h–1FDFh) and Register RAM (0018h–03FFh) are mapped to all pages. Hence, 16-bit loads/stores can be used to access them from any page. When referencing these locations (except page 00h) with extended loads/stores memory access goes external. Note however that the “memory mapped” peripheral SFRs (1FE0h–1FFFh) are only mapped in page 00h (this includes P3, P4, P5, EPORT and the Slave Port; see Figure 5-5, General Memory Map of the 8XC196NT).

5.2 How the EPORT Affects Memory Accesses

The standard 16-bit address/data bus of the MCS-96 family is extended by the extended addressing port (EPORT). The EPORT is 8 bits wide, however only four bits are bonded out to make the extra four address lines. The EPORT can be used for I/O as discussed in the previous EPORT section of this application note.

Understanding how the EPORT is loaded is important. The EPORT block diagram is shown in Figure 4-1. First, the extended data address register (EDAR) is 8 bits wide and concatenated with the 16-bit data address register (DAR) to make a 24-bit data address register. Notice in the EPORT block diagram that the EDAR is loaded from either the EP_REG or the CPU data address bus. When using 16-bit instructions (LD, ST), EP_REG is the source for the EDAR. When using the extended addressing instructions (ELD, EST) the CPU data address bus is the source. When using the 16-bit addressing instructions, the 1 Mbyte of memory can be viewed as sixteen 64 Kbyte memory sections. When it is desired to use the 16-bit addressing instructions on a particular page, use the extended store instruction to initialize EP_REG to that page (see Code 5-1).

The code in Code 5-1 changes the EPORT to 23h. So, when 16-bit instructions are used such as LD, ST, CALL, and JMPs they all refer to the 64 Kbytes of memory in page 23h.

Now suppose that instead of the previous code example, the code in Code 5-2 had been used to change the EPORT.

```
***** Initializing the EPORT *****
EP_REG    equ    1fe5h

        ldb page,#23h    ;initialize so 16-bit instructions will access page 23h
        estb page,EP_REG ;use extended store to write to SFR 001fe5h
```

Code 5-1. Initializing the EPORT

```
EP_REG    equ    1fe5h

        ldb page,#23h    ;initialize so 16-bit instructions will access page 23h
        stb page EP_REG  ;use 16-bit store to write to SFR xx1fe5h
```

Code 5-2. Erroneously Initializing the EPORT

if the code in Code 5-2 is executed, where will the register "page" be stored? Refer to the 8XC196NT general memory map (Figure 5-5) and look at locations 001FE0h-001FFFh. These SFRs are ONLY mapped to page 00h. So in the code (Code 5-2) it might not be known what value the EP_REG contained before the "stb" is executed. If the EP_REG contained a "01h", the "page" register would have been stored in location "011FE5h" which is external memory. Therefore, when accessing a peripheral SFR in locations 001FE0h-001FFFh, use the extended store instruction.

It is important to note that the 8XC196NT has 20 address lines. The EPORT register is an 8-bit register. Future devices may bond out the upper four bits of the EPORT register to make a total of 24 address lines. Since internally the (EP)ROM is located in page FFh, you must assemble your (EP)ROM code starting at location FF2080h (where execution begins after reset).

It is a good rule of thumb to set the EP_REG (when the EPORT is configured for address) to 00h and leave it alone. Hence, all 16-bit loads and stores thereafter will occur in page 00h. Changing the page via EP_REG should be done with attentiveness.

5.2.1 THE IC COMPILER

The iC compiler assumes that the current page is 00h. So, to remain compatible with the iC compiler, it is recommended to keep the page (via EP_REG) set to 00h.

5.2.2 WARNING ABOUT CHANGING PAGES WITH EP_REG WHEN THE STACK IS IN EXTERNAL MEMORY

If it is desired to use non-extended instructions such as LD, ST, etc. in any page, then the EP_REG can be loaded with the appropriate page value and non-extended instructions will operate within that page. This also applies to stack operations. For example, let's say you set the stack pointer to 0800H in page 00H (external memory). Then you change to page 01H by loading EP_REG with 01H. Now, any stack operation such as PUSH, POP, CALL, ECALL will use the stack pointer in page 01H. So the new stack location will be 010800H. Therefore, if you enter a subroutine while in page 00H, then once in the subroutine you change the EP_REG to any other value and then return from the

subroutine, you will return to some unknown location. This is because the stack pointer is now operating in a page other than 00H. Remember the following three rules when coding and when EPORT is configured as address.

1. You must pay careful attention when changing EP_REG when the stack is located in external memory.
2. Before doing any stack operation, make sure EP_REG is loaded with the same page as the stack is in.
3. If the stack is in register RAM then there is no problem since register RAM is mapped to all pages.

10

5.3 The Different Memory Maps

There are many possible memory map configurations with the 8XC196NT (see Figures 5-6 through 5-9). Two bits in chip configuration byte 2 (CCB2) control the memory map configurations and the number of EPORT lines decoded. These bits are named MODE16 (CCB2.1) and REMAP (CCB2.2). First, these two configuration bits are discussed, then the memory map configurations are explained.

5.3.1 MODE 16

When MODE16 is set to a 1 the extended slave program counter (ESPC) is forced to FFh (see the EPORT block diagram Figure 4-1). The extended slave program counter is also 8 bits wide and is concatenated with the 16-bit program counter (PC) to create a 24-bit wide program counter. The extended program counter can be thought of as holding the page location value of the currently executing code. Hence, code fetches are limited to the 64 Kbyte region in page FFh when MODE16 is set to a 1. **In this mode extended branching instructions (EBR, EJMP, ECALL) do not work and must not be used.**

If MODE16 is set to a 0, then 24-bit mode is entered (see Figures 5-8 and 5-9). Now the extended program counter can be any page value. A simple extended jump instruction across pages changes the extended program counter value to the destination page. For example, if code is executing out of internal (EP)ROM in page FFh, the code can branch to external memory location 003000h by the following instruction (see Code 5-3):

```

FF2090:  ld temp,#12h      ;some code executing in page FFh
        st temp,port1
        ebr 003000h  ;24 bit instruction jump to external location
                        ;003000h (page 00h)
        .
        .
        .
003000:  add temp,#50h
        .
        .
        .

```

Code 5-3. Using the Extended Branching Instruction

5.3.2 REMAP

The REMAP bit, when set to a 1, maps the internal (EP)ROM to both pages 00h and FFh. See Figures 5-6 and 5-7 for the memory maps with REMAP = 1. The disadvantage of having the (EP)ROM mapped in both pages 00h and FFh is that a 32 Kbyte piece of page 00h is used. However, this may be useful if data tables are stored in (EP)ROM. When the REMAP bit is set to a 0, the internal (EP)ROM is only mapped to page FFh. But, if executing externally (\overline{EA} low) the REMAP bit is a don't care. Hence, the REMAP bit is ONLY effective when \overline{EA} is high.

5.3.3 64K COMPATIBLE MODE

Now that the two CCB2 bits MODE16 and REMAP have been defined, we can discuss the different memory configurations mentioned earlier. The first configuration is called 64K compatible mode and its memory map is pictured in Figure 5-6. This mode makes the 8XC196NT completely compatible with the 8XC196KR (EP_REG should be loaded with 00h if complete compatibility is desired). In this mode, MODE16 is set to a 1 so the program counter is limited to a 64K address space and the REMAP bit is set to

a 1 so the (EP)ROM is mapped in both page FFh and page 00h. A program written for a 64K MCS-96 device such as the 8XC196KR can be ported over to the 8XC196NT easily. The lower 64 Kbytes of memory looks similar to the 64K MCS-96 devices. If desired, the EPOR lines can be configured as address allowing access to 1 Mbyte of data. Setting the EP_REG to a page value allows use of the 16-bit addressing instructions (i.e. LD, ST) in any page 01h through 0Eh.

5.3.4 EXAMPLE: USING THE "64K COMPATIBLE MODE" WITH 96 KBYTES OF DATA

Figure 5-1 shows the 87C196NT running from internal (EP)ROM in 64K compatible mode. External data accesses are allowed using extended addressing instructions. The first 32 Kbyte RAM is mapped to the locations in page 00h that are not mapped for a specific purpose (see general memory map Figure 5-5). The general purpose spaces in page 00h amount to 32 Kbytes of memory. The 64 Kbyte RAM is mapped to page 01h. The 16-bit instructions (LD, ST) access RAM #1 (if the EP_REG was set to 00h) and the extended instructions access both RAMs. The 16-bit instructions can access RAM #2 if the EP_REG is loaded with 01h.




Figure 5-1. 64K Compatible Mode with 96 Kbytes of External Data Space

The code below applies to Figure 5-1 above. There are two subroutines (A and B). In subroutine A (see Code 5-4) page 01h is accessed using 16-bit stores. However, first the EP_REG has to be initialized to page 01h. In addition the subroutine has to restore the page value to EP_REG upon exiting the subroutine. So there is some overhead involved with using 16-bit loads/stores in different pages. Although if many data accesses are done in subroutine A then 16-bit loads/stores would be advantageous since they are faster. The extended loads/stores require an extra bus cycle since the internal bus is 16-bits wide.

In subroutine B (see Code 5-5) the extended instructions are used. Notice the overhead from subroutine A has been eliminated. Subroutine B takes less memory space and is more "readable" since fewer instructions are needed. If time is not critical and subroutine B is not called often to do data accesses then it would be justifiable to use extended instructions. Only in time critical applications where many loads and stores are done would it be advantageous to use 16-bit non-extended instructions.

```

;* Accessing data in page 01h using 16-bit instructions
EP_REG equ 1FE5h
rseg at lch
temp: dsw 1
page: dsb 1
current_page: dsb 1
result: dsw 1

cseg at OFF2080h
.
.
.
SubA: pusha ;save flags, disable interrupts
eldb current_page,EP_REG ;save the current setting of the
;page
ldb page,#01h ;all 16-bit accesses go to page 01h
est page,EP_REG ;initialize EP_REG for data access
;in page 01h

ld temp,#1234h
st temp,600h ;value in "temp" is stored in
;location 010600h

add result,temp,#4000h ;do something with registers
st result,602h ;store result in 010602h
;more ld/st instructions in page
;01h

.
.
.
estb current_page,EP_REG ;restore page value for calling
;program
popa ;restore flags and interrupts
ret
.
.
.
done: br done
end
;The rest of the code

```

Code 5-4: Accessing Page 01h in "64K Compatible Mode" Using 16-Bit Instructions

```

    EP_REG      ;* Accessing data in page 01h using extended instructions
                equ 1FE5h
                rseg at 1ch
    temp:       dsw 1
    result:     dsw 1
                cseg at 0FF2080h
    .           ;Somecode
    .
    SubB:       pusha                    ;save flags, disable interrupts
                ld temp,#1234h
                est temp,010600h        ;value in "temp" is stored in
                                        ;location 010600h
                add result,temp,#4000h  ;do something with registers
                est result, 010602h     ;store result in 010602h
    .           ;more eld/est instructions
    .
    .           ;restore flags and interrupts
    popa
    ret
    .           ;The rest of the code
    .
    done:       brdone
                end

```

Code 5-5: Accessing Page 01h in "64K Compatible Mode" Using Extended Instructions

5.3.5 64K COMPATIBLE MODE WITH PAGE 00h FREE

The next memory map is pictured in Figure 5-7. This is the same as the previous mode except that the REMAP bit is set to 0. The program counter is still forced to page FFh since $\text{MODE16} = 1$. So any jumps beyond the page will stay within page FFh. Page 00h is now available with the exception of some of the lower memory (see the general memory map Figure 5-5). This mode can be used for a program that was written for a 64 Kbyte MCS-96 device, which needs more memory for data.

5.3.6 EXAMPLE: USING THE 64K COMPATIBLE MODE WITH 128K OF EXTERNAL DATA

Since page 00h is free to use (except for SFRs, etc.), this next memory configuration takes advantage of page 00h in 64K compatible mode (see Figure 5-2). The program counter is limited to 64 Kbyte. But, the (EP)ROM is only mapped in page FFh and the 32 Kbyte memory space in page 00h is now free. This allows use of a 64 Kbyte RAM instead of the 32 Kbyte RAM shown in Figure 5-1. Hence, there is a total of 128 Kbytes of external data available to access when using only one EPORT address line.





Figure 5-2. 64K Compatible Mode with 128 Kbytes of External Data

5.3.7 24-BIT MODE WITH (EP)ROM REMAPPED

Figure 5-8 shows the third memory map. Here the (EP)ROM is remapped to page 00h as well as page FFh (REMAP = 1) but the program counter is 24 bits wide (MODE16 = 0). Hence, code can be executed from anywhere in the memory space. Remember that 32 Kbytes of memory space in page 00h are dedicated to the internal (EP)ROM which would typically be used to store look-up tables or constants. The ELD/EST instructions work in all modes and always allow access to 1 Mbyte of data.

5.3.8 EXAMPLE: USING 24-BIT MODE WITH (EP)ROM REMAPPED

The third memory configuration is extended addressing with the EPROM remapped (Figure 5-3). In this configuration, MODE 16 = 0 so the program counter is 24 bits wide. This memory configuration could be used when a program was written for the 87C196KR but requires more memory space for code. Notice in Figure 5-3 that there are three pages of external memory used. The RAM (page 01h) is used for external data storage. The external EPROM (pages 02h and 03h) is used for 128 Kbytes of code. So in the example below there are 160 Kbytes of code space (32 Kbytes internal EPROM + 128 Kbytes external EPROM) and 64 Kbytes of data space. Note this time a 16-bit buswidth was used.






Figure 5-4. Normal Extended Addressing with 128 Kbytes of Code, 64 Kbytes of External Data

5.4 Internal RAM

The 8XC196NT has 512 bytes of internal RAM. This RAM is mapped in both pages FFh and 00h (see Figure 5-5: General Memory Map). The internal RAM is like external RAM that has been brought inside the chip. Hence, the internal RAM can be used to execute code or store data. To access the internal RAM as data, only indexed or indirect addressing can be used. Code can be placed in internal RAM in many ways. For example, if a board executes different code each time it powers up then the boot code can be downloaded via the serial port to the internal RAM.

5.4.1 READING THE EA PIN AND REDIRECTING INTERNAL RAM ACCESSES

It is possible to read the logic level on the $\overline{\text{EA}}$ pin via the internal RAM register (IRAM_REG). The format of the IRAM_REG (1FE0h) is shown below:

7	6	5	4	3	2	1	0
EA_STAT	IRAM	0	0	0	0	0	0

EA_STAT: This bit is the complement of the logic level on the $\overline{\text{EA}}$ pin.

- = 0 means $\overline{EA} = 1$ and code accesses in the range FF2000h–FF9FFFh are directed to internal EPROM or ROM.
- = 1 means $\overline{EA} = 0$ and code accesses in the range FF2000h–FF9FFFh are directed to external memory.

IRAM: direct the internal RAM accesses to external memory

- = 0 means all internal RAM accesses from 400h–5FFh go INTERNAL
- = 1 means all internal RAM accesses from 400h–5FFh go EXTERNAL

Bits 5-0: reserved and should be set to 0

The `IRAM_REG` is useful when in the design stage and the internal RAM code must be interrogated with a logic analyzer. This can't be accomplished unless all internal RAM accesses are directed to external memory where a logic analyzer can be hooked up. The following initialization code (Code 5-6) can be placed at the beginning of your program to check for internal execution or external execution and configure internal RAM accesses accordingly:

```
IRAM_REG equ 1FE0h
```

```
rseg at 1Ch
temp: dsb 1
```

```
cseg at 0FF2080h
```

```
eldd temp,IRAM_REG[0]
```

```
shrb temp,#1
```

```
estb temp,IRAM_REG[0]
```

```
;put complement of EA# pin in bit 7 of temp
;put complement of EA# in bit 6 of temp
```

```
;Allow internal RAM accesses to go either
;INTERNAL (IRAM_REG.6=0) or EXTERNAL
;(IRAMREG.6=1)
```

Code 5-6: Changing Access of Internal RAM with the IRAM_REG

5.5 Wraparound

Given the memory configuration of Figure 5-2 suppose the following instruction is executed (see code 5-7):

```
eldd temp, 023000h[0]
```

Code 5-7: An Example of Wraparound

Since EP.1 is not decoded the 02h part of the address is ignored and "temp" gets loaded with the value at location 003000h. Wraparound occurs when referencing a memory location that requires greater than 20 address lines (if all four EPORT lines are used) since internally, extended addresses are 24 bits wide. There is no negative effect of wraparound, just keep it in mind when coding.

NOTE:

*Access to locations 00000h to 003FFh go external. *Access to every page using 16-bit addressing (i.e., ST, External memory) in every page (except 00h) when using extended addressing instructions.

Figure 5-2: General Memory Map of the 8XC16HT

FFFFFF	External Memory
FFA000	
FF9FFF	Internal (EP)ROM or External Memory
FF2000	
FF1FFF	External Memory
FF0600	
FF05FF	Internal RAM (mapped to 000400 to 0005FF also)
FF0400	
FF03FF	External Memory
FF0100	
FF00FF	Reserved for ICE
FF0000	
FEFFFF	896K of External Memory
010000	
00FFFF	External Memory
00A000	
009FFF	External Memory or Internal (EP)ROM (depends on remap bit)
002000	
001FFF	Peripheral Special Function Registers
001FE0	
001FDF	Peripheral Special Function Registers*
001F00	
001EFF	External Memory
000600	
0005FF	Internal RAM (mapped to FF0400 to FF05FF also)
000400	
0003FF	Register RAM*
000018	
000017	CPU Special Function Registers*
000000	

NOTES:

Code accesses to locations 00000h to 003FFFh go external.

*Accessible in every page using 16-bit addressing (LD, ST). External memory in every page (except 00h) when using extended addressing instructions.

Figure 5-5. General Memory Map of the 8XC196NT

FFFFF	<ul style="list-style-type: none"> • External code and data • 32K Internal (EP)ROM • 512 Bytes of internal RAM (mapped from page 00h) 	FFFFF
FF0000		FF0000
FEFFFF		FEFFFF
	<ul style="list-style-type: none"> • External data ONLY 	
010000		010000
00FFFF	<ul style="list-style-type: none"> • External data • Remapped internal (EP)ROM • 512 Bytes of internal RAM • SFRs • Register File 	00FFFF
000000		000000

Figure 5-6. Memory Map: 64K Compatible Mode

MODE 16 = 1 program counter limited to 64K; no limit to data access

REMAP = 1 internal (EP)ROM mapped in both pages 00h and FFh

FFFFF	<ul style="list-style-type: none"> • External code and data • 32K Internal (EP)ROM • 512 Bytes of internal RAM (mapped from page 00h) 	FFFFF
FF0000		FF0000
FEFFFF		FEFFFF
	<ul style="list-style-type: none"> • External data ONLY 	
010000		010000
00FFFF	<ul style="list-style-type: none"> • External data • 512 Bytes of internal RAM • SFRs • Register File 	00FFFF
000000		000000

Figure 5-7. Memory Map: 64K Compatible Mode with Page 00h Available

MODE 16 = 1 program counter limited to 64K; no limit to data access

REMAP = 0 internal (EP)ROM mapped in page FFh ONLY

NOTES:

When \overline{EA} is high accesses from FF2000h to FF9FFFh go INTERNAL

When \overline{EA} is low accesses from FF2000h to FF9FFFh go EXTERNAL

FFFFFF	<ul style="list-style-type: none"> • External code and data • 32K Internal (EP)ROM • 512 Bytes of internal RAM (mapped from page 00h) 	FFFFFF
FF0000		FF0000
FEFFFF	<ul style="list-style-type: none"> • External code and data 	FEFFFF
010000		010000
00FFFF	<ul style="list-style-type: none"> • External code and data • Remapped internal (EP)ROM • 512 Bytes of internal RAM • SFRs • Register File 	00FFFF
000000		000000

Figure 5-8. Memory Map: 24-Bit Mode with (EP)ROM Remapped

MODE 16 = 0 program counter is 24 bits wide; no limit to data access

REMAP = 1 internal (EP)ROM mapped in both pages 00h and FFh

FFFFFF	<ul style="list-style-type: none"> • External code and data • 32K Internal (EP)ROM • 512 Bytes of internal RAM (mapped from page 00h) 	FFFFFF
FF0000		FF0000
FEFFFF	<ul style="list-style-type: none"> • External code and data 	FEFFFF
010000		010000
00FFFF	<ul style="list-style-type: none"> • External code and data • 512 Bytes of internal RAM • SFRs • Register File 	00FFFF
000000		000000

Figure 5-9. Memory Map: 24-Bit Mode

MODE 16 = 0 program counter is 24 bits wide; no limit to data access

REMAP = 0 internal (EP)ROM mapped in page FFh ONLY

NOTES:

When \overline{EA} is high accesses from FF2000h to FF9FFFh go INTERNAL

When \overline{EA} is low accesses from FF2000h to FF9FFFh go EXTERNAL

6.0 TIMING IMPROVEMENTS

The 8XC196NT has an enhanced bus controller. The timing improvements as a result of the enhanced bus controller allow the microcontroller to run with no wait states using slower and less expensive memories on the external bus. This section discusses the improvements to the bus controller that allows this flexibility.

6.1 Signals

First, an explanation of the A.C. timing symbols is necessary. Consult the chart below when studying timing diagrams:

Timing Name: T_{WXYZ}

The signals are **W** and **Y**.

The conditions are **X** and **Z**.

- A — address
- B — bus control signals (\overline{BHE} , \overline{INST})
- BR — \overline{BREQ} (bus request)
- C — CLKOUT
- D — data in
- G — buswidth

- H — \overline{HOLD}
- HA — \overline{HLDA} (hold acknowledge)
- L — $\overline{ALE/ADV}$
- Q — data out
- R — \overline{RD} (read)
- W — $\overline{WR/WRH/WRL}$
- X — XTAL
- Y — READY

6.2 Conditions

- H — high
- L — low
- V — valid
- X — no longer valid
- Z — floating

6.3 Critical Memory Timings

Before discussing the value of the improved bus controller timings, it is necessary to explain the critical memory device timings. The diagram (see Figure 6-1) below illustrates the important memory device READ timing relationships.




Figure 6-1. Critical Memory Device Timings



Figure 6-2. Critical 8XC196NT Bus Timings (Read Cycle)

- t_{ACC} — delay time from when the address is valid to when the data output from the memory device is valid.
- t_{OE} — delay time from when the output enable of the memory device is asserted to when the data output from the device is valid.
- t_{DF} — delay time from when the output enable is deasserted until when the data output from the memory device floats. The smaller this spec is the better because then the microcontroller can drive the next address on the bus sooner.
- t_{WP} — the write pulse width

The corresponding MCS-96 BUS READ signals and timings are pictured in Figure 6-2.

- T_{AVDV} — address valid to data input valid
- T_{RLDV} — read low to data valid
- T_{RHDZ} — read high to data float
- T_{WLWH} — the write low pulse width (this is the only critical write timing spec)
- T_{OSC} — The period of the oscillator or $\frac{1}{2}$ the period of $CLOCKOUT$. $T_{OSC} = 1/F_{XTAL1}$

Hence, given the above timings, the following relations can be derived:

1. $(t_{ACC} + \text{latch delay})$ must be $< T_{AVDV}$
2. t_{OE} must be $< T_{RLDV}$
3. t_{DF} must be $< T_{RHDZ}$
4. $t_{WP} < T_{WLWH}$

6.4 What Can be Done to Use Less Expensive Memories and Run at Maximum Speed with Zero Wait States?

With the standard bus timings it is difficult for inexpensive memory devices to meet the critical timings of the

microcontroller. Therefore, either the microcontroller has to run at a slower clock frequency or more expensive, faster memories must be used.

The new timing modes on the 8XC196NT solve the problem of meeting critical memory timings. The 8XC196NT new bus timing modes allow the microcontroller to run at its maximum specified frequency and use standard (slower) memory devices. The method of solving the problem centers around adjusting the microcontroller's critical bus timings to accommodate slower memory devices. Refer to the critical timings diagrams (Figure 6-1 and 6-2) to conceptualize the following explanation: typically the limiting factor with external memories is the t_{OE} spec (corresponding to T_{RLDV}). If T_{RLDV} is increased enough to meet the t_{OE} spec then the next limiting spec is t_{ACC} (corresponding to T_{AVDV}). However, when T_{AVDV} is relaxed (i.e. increased) the T_{RHDZ} becomes worse (i.e. decreases). Consequently t_{DF} now becomes the limiting factor with the memory device. Hence, there is a tradeoff associated with relaxing the T_{AVDV} spec.

6.5 New Timing Modes

There are four different timing modes available on the 8XC196NT. The modes are: standard timing, standard timing with one wait state, long read/write with advanced ALE, long read/write with advanced address. These modes are selectable by the chip configuration bytes. The chip configuration bytes are loaded into the chip configuration registers after RESET goes high. These bytes configure the microcontroller (see Figure 7-1 for the chip configuration byte definitions). Basically there are two bits in CCB1: MSEL0 and MSEL1 (see Table 6-1) that define the timing modes. A pictorial comparison of these modes is shown in Figure 6-3.




Figure 6-2. Critical 8XC196NT Bus Timings (Read Cycle)

Table 6-1. 8XC196NT Bus Timing Mode Selections

MSEL0 (CCB1.6)	MSEL1 (CCB1.7)	Mode	Description
0	0	0	Standard Timing with One Wait State inserted into the bus cycle. Also known as Slow External Memory (SEM) mode.
0	1	1	Long R/W: advances RD/WR by 1 T_{OSC} creating a 2 T_{OSC} RD/WR low time. ALE is also advanced by 0.5 T_{OSC} but ALE high time remains 1 T_{OSC} .
1	0	2	Early Address: Same as mode 1 but the address is put on the bus 0.5 T_{OSC} earlier in the bus cycle.
1	1	3	Standard Timing Mode

10

6.5.1 STANDARD TIMING (MODE 3)

The *standard timing* mode configures the bus controller to operate with timings similar to the 8XC196KR. This mode is the default bus timing mode after RESET. See Figure 6-3 for a pictorial representation of mode 3 compared to modes 1 and 2.

6.5.1.1 Mode 3 Timing Specs

Memory Device Spec	Corresponding 8XC196NT Spec	Time in ns
t_{ACC}	T_{AVDV}	3 T_{OSC} - 55 (Max)
t_{DF}	T_{RHDZ}	T_{OSC} (Max)
t_{OE}	T_{RLDV}	T_{OSC} - 30 (Max)
t_{WP}	T_{WLWH}	T_{OSC} - 30 (Min)

NOTE:

For latest specs consult the current datasheet for the 8XC196NT.

6.5.2 STANDARD TIMING WITH ONE WAIT STATE (MODE 0)

Mode 0 is the same as the *Standard Timing* mode except that one wait state is inserted into the bus cycle. A wait state is 2 T_{OSC} , which must be added to the relevant "no wait state" spec to get the MODE 0 spec. This mode is also referred to as the *Slow External Memory* (SEM) mode.

6.5.2.1 Mode 0 Timing Specs

Memory Device Spec	Corresponding 8XC196NT Spec	Time in ns
t_{ACC}	T_{AVDV}	5 T_{OSC} - 55 (Max)
t_{DF}	T_{RHDZ}	T_{OSC} (Max)
t_{OE}	T_{RLDV}	3 T_{OSC} - 30 (Max)
t_{WP}	T_{WLWH}	3 T_{OSC} - 30 (Min)

NOTE:

For latest specs consult the current datasheet for the 8XC196NT.

6.5.3 LONG READ/WRITE WITH ADVANCED ALE (MODE 1)

Mode 1 improves the t_{OE} spec. Since t_{OE} corresponds to T_{RLDV} , it follows that lengthening the READ (or WRITE) pulse also lengthens T_{RLDV} . Consequently, the memory device has more time to place the data onto the bus. In other words, the t_{OE} spec of the memory device can now be larger which corresponds to a less expensive device. Hence, MODE 1 is called the Long READ/WRITE mode since the RD/WR signals are advanced by one T_{OSC} (see Figure 6-3, comparison of the bus timing modes). The time the address is driven on the bus is shortened by one T_{OSC} from two T_{OSC} s (see Figure 6-3). ALE is advanced by one-half a T_{OSC} , but still has a one T_{OSC} high time. Advancing ALE guarantees that the address will be valid when ALE goes low (shown in Figure 6-3).

6.5.3.1 Mode 1 Timing Specs

Memory Device Spec	Corresponding 8XC196NT Spec	Time in ns
t_{ACC}	T_{AVDV}	$3 T_{OSC} - 60$ (Max)
t_{DF}	T_{RHDZ}	T_{OSC} (Max)
t_{OE}	T_{RLDV}	$2 T_{OSC} - 44$ (Max)
t_{WP}	T_{WLWH}	$2 T_{OSC} - 20$ (Min)

NOTE:

For latest specs consult the current datasheet for the 8XC196NT.

6.5.4 LONG READ/WRITE WITH ADVANCED ALE AND EARLY ADDRESS (MODE 2)

This mode improves the t_{ACC} spec by lengthening T_{AVDV} . As shown in Figure 6-3, the address is placed on the bus one-half T_{OSC} earlier than the other modes. Therefore, the address is driven for one and a half T_{OSC} . Since the address is placed on the bus one-half

T_{OSC} earlier, the previous data has to be taken off the bus faster. Hence, the T_{RHDZ} spec is shortened (i.e., worse than other modes). In Figure 6-3, the mode 2 A/D bus drawing shows the data output being floated earlier due to the early address. The tightening of T_{RHDZ} (t_{DF}) is a necessary compromise that results from relaxing T_{AVDV} .

6.5.4.1 Mode 2 Timing Specs

Memory Device Spec	Corresponding 8XC196NT Spec	Time in ns
t_{ACC}	T_{AVDV}	$3.5 T_{OSC} - 55$ (Max)
t_{DF}	T_{RHDZ}	$0.5 T_{OSC}$ (Max)
t_{OE}	T_{RLDV}	$2 T_{OSC} - 44$ (Max)
t_{WP}	T_{WLWH}	$2 T_{OSC} - 20$ (Min)

NOTE:

For latest specs consult the current datasheet for the 8XC196NT.

NOTE:
For latest specs consult the current datasheet for the 8XC196NT.

6.5.4 LONG READ/WRITE WITH ADVANCED ALE (MODE 1)

Mode 1 improves the t_{ACC} spec by lengthening T_{AVDV} . As shown in Figure 6-3, the address is placed on the bus one-half T_{OSC} earlier than the other modes. Therefore, the address is driven for one and a half T_{OSC} . Since the address is placed on the bus one-half T_{OSC} earlier, the previous data has to be taken off the bus faster. Hence, the T_{RHDZ} spec is shortened (i.e., worse than other modes). In Figure 6-3, the mode 1 A/D bus drawing shows the data output being floated earlier due to the early address. The tightening of T_{RHDZ} (t_{DF}) is a necessary compromise that results from relaxing T_{AVDV} .

Memory Device Spec	Corresponding 8XC196NT Spec	Time in ns
t_{ACC}	T_{AVDV}	$3 T_{OSC} - 55$ (Max)
t_{DF}	T_{RHDZ}	$0.5 T_{OSC}$ (Max)
t_{OE}	T_{RLDV}	$2 T_{OSC} - 44$ (Max)
t_{WP}	T_{WLWH}	$2 T_{OSC} - 20$ (Min)

NOTE:
For latest specs consult the current datasheet for the 8XC196NT.

6.5.2 STANDARD TIMING WITH ONE WAIT STATE (MODE 0)

Mode 0 is the same as the Standard Timing mode except that one wait state is inserted into the bus cycle. A wait state is 1 T_{OSC} which must be added to the wait state spec to get the MODE 0 spec. The mode is also related to the Slow External Memory (SEM) mode.




Figure 6-3. Comparison of 8XC196NT Bus Timing Modes

6.6 Given These New Timing Modes, Which Memory Devices Can Be Used with No Wait States?

The timing improvements discussed above allow the memory devices to be used at higher frequencies with no wait states. Included in this application note are four spreadsheets that show the maximum frequency the 8XC196NT can be run at with the given memory device in a given mode. In different modes, the maximum frequency is contingent upon one of the three critical timing specs (i.e., t_{ACC} , t_{OE} or t_{DF}). The spreadsheets show the calculations for each critical timing. For example, it calculates the maximum frequency assuming that t_{ACC} is the limiting spec. Then the spreadsheets calculate the maximum frequency assuming t_{OE} is the limiting spec and so forth. After the maximum frequency is calculated the corresponding 8XC196NT bus timings are calculated based on the maximum frequency just found. For example, in spreadsheet 2, Mode 1 calculations are shown. Three different groups of calculations are done based on either t_{ACC} , t_{OE} and t_{DF} . Notice that the shaded maximum frequency column is under t_{ACC} . That means that t_{ACC} was the limiting spec. Also, the timings t_{ACC} , t_{OE} and t_{DF} are within the limits of the calculated T_{AVDV} , T_{RLDV} and T_{RHDZ} respectively. Notice in the other two columns (t_{OE} and t_{DF}), that the specs t_{ACC} , t_{OE} and t_{DF} do not all meet T_{AVDV} , T_{RLDV} or T_{RHDZ} . The flash memory parts have the same analysis except just t_{OE} and t_{wP} are considered. Also, mode 0, the standard timing mode

with one wait state is included for completeness. The last spreadsheet (#5) is a summary of the previous four.


6.7 Changes to the Bus Control Timings

The main control signals affected by the enhanced bus controller are ALE, \overline{RD} , and \overline{WR} . But, some other control signals changed as well. For example, in modes 1 and 2, ADV, BHE and INST occur one-half a T_{OSC} earlier to remain consistent with ALE and $\overline{RD}/\overline{WR}$. Also, the WRL/WRH lengthened the same as \overline{WR} .

6.8 8-Bit Bus in Modes 1 and 2

It is required to latch address lines 0 through 15 when running in 8-bit mode when operating in modes 1 (long read/write) and 2 (early address). The reason for the latch is because the upper address lines (A8–A15) are not driven with the address during the write or read portion of the bus cycle. Instead A8–A15 are driven with the data from AD0–AD7 during the write or read cycle.

A latch is not required on the upper address lines A8–A15, when operating in Modes 0 and 3. In these modes the address is driven on A8–A15 during the entire bus cycle. Only a latch on the lower address lines (AD0–AD7) is required.



58L001BX-150				Mode 0											
58L001BX-120				Based on t _{ACC}				Based on t _{OE}				Based on t _{DF}			
EPROMs	t _{ACC}	t _{OE}	t _{DF}	Max Freq	T _{AVDV}	T _{RLDV}	T _{RHDZ}	Max Freq	T _{AVDV}	T _{RLDV}	T _{RHDZ}	Max Freq	T _{AVDV}	T _{RLDV}	T _{RHDZ}
27C256-200	200	75	55	18.66	200.00	130.80	53.60	28.57	107.00	75.00	35.00	18.18	207.00	135.00	55.00
27C256-150	150	60	50	22.94	150.00	100.80	43.60	33.33	82.00	60.00	30.00	20.00	182.00	120.00	50.00
27C256-120	120	55	30	26.60	120.00	82.80	37.60	35.29	73.67	55.00	28.33	33.33	82.00	60.00	30.00
27C512-200	200	70	60	18.66	200.00	130.80	53.60	30.00	98.67	70.00	33.33	16.67	232.00	150.00	60.00
27C512-150	150	60	50	22.94	150.00	100.80	43.60	33.33	82.00	60.00	30.00	20.00	182.00	120.00	50.00
27C512-120	120	55	30	26.60	120.00	82.80	37.60	35.29	73.67	55.00	28.33	33.33	82.00	60.00	30.00
27C010-200	200	70	60	18.66	200.00	130.80	53.60	30.00	98.67	70.00	33.33	16.67	232.00	150.00	60.00
27C010-150	150	60	50	22.94	150.00	100.80	43.60	33.33	82.00	60.00	30.00	20.00	182.00	120.00	50.00
27C010-120	120	55	30	26.60	120.00	82.80	37.60	35.29	73.67	55.00	28.33	33.33	82.00	60.00	30.00
27C020-200	200	70	60	18.66	200.00	130.80	53.60	30.00	98.67	70.00	33.33	16.67	232.00	150.00	60.00
27C020-150	150	60	50	22.94	150.00	100.80	43.60	33.33	82.00	60.00	30.00	20.00	182.00	120.00	50.00
27C040-200	200	70	60	18.66	200.00	130.80	53.60	30.00	98.67	70.00	33.33	16.67	232.00	150.00	60.00
27C040-150	150	60	50	22.94	150.00	100.80	43.60	33.33	82.00	60.00	30.00	20.00	182.00	120.00	50.00

Flash	t _{ACC}	t _{OE}	t _{DF}	t _{WP}	Max Freq	T _{AVDV}	T _{RLDV}	T _{RHDZ}	T _{WLWH}
28F256A-150	150	55	35	60	22.94	150.00	100.80	43.60	100.8
28F256A-120	120	50	30	60	26.60	120.00	82.80	37.60	82.8
28F512-150	150	55	35	60	22.94	150.00	100.80	43.60	100.8
28F512-120	120	50	30	60	26.60	120.00	82.80	37.60	82.8
28F010-150	150	55	35	60	22.94	150.00	100.80	43.60	100.8
28F010-120	120	50	30	60	26.60	120.00	82.80	37.60	82.8
28F020-200	200	60	40	60	18.66	200.00	130.80	53.60	130.8
28F020-150	150	55	35	60	22.94	150.00	100.80	43.60	100.8
28F001BX-150	150	55	35	50	22.94	150.00	100.80	43.60	100.8
28F001BX-120	120	50	30	50	26.60	120.00	82.80	37.60	82.8

NOTE:
A latch delay of 13 ns is included in the calculations.

Spreadsheet 1. Mode 0 Matched Memory Devices

				Mode 1											
				Based on t_{ACC}				Based on t_{OE}				Based on t_{DF}			
EPROMs	t_{ACC}	t_{OE}	t_{DF}	Max Freq	T_{AVDV}	T_{RLDV}	T_{RHDZ}	Max Freq	T_{AVDV}	T_{RLDV}	T_{RHDZ}	Max Freq	T_{AVDV}	T_{RLDV}	T_{RHDZ}
27C256-200	200	75	55	10.99	200.00	138.00	91.00	16.81	105.50	75.00	59.50	18.18	92.00	66.00	55.00
27C256-150	150	60	50	13.45	150.00	104.67	74.33	19.23	83.00	60.00	52.00	20.00	77.00	56.00	50.00
27C256-120	120	55	30	15.54	120.00	84.67	64.33	20.20	75.50	55.00	49.50	33.33	17.00	16.00	30.00
27C512-200	200	70	60	10.99	200.00	138.00	91.00	17.54	98.00	70.00	57.00	16.67	107.00	76.00	60.00
27C512-150	150	60	50	13.45	150.00	104.67	74.33	19.23	83.00	60.00	52.00	20.00	77.00	56.00	50.00
27C512-120	120	55	30	15.54	120.00	84.67	64.33	20.20	75.50	55.00	49.50	33.33	17.00	16.00	30.00
27C010-200	200	70	60	10.99	200.00	138.00	91.00	17.54	98.00	70.00	57.00	16.67	107.00	76.00	60.00
27C010-150	150	60	50	13.45	150.00	104.67	74.33	19.23	83.00	60.00	52.00	20.00	77.00	56.00	50.00
27C010-120	120	55	30	15.54	120.00	84.67	64.33	20.20	75.50	55.00	49.50	33.33	17.00	16.00	30.00
27C020-200	200	70	60	10.99	200.00	138.00	91.00	17.54	98.00	70.00	57.00	16.67	107.00	76.00	60.00
27C020-150	150	60	50	13.45	150.00	104.67	74.33	19.23	83.00	60.00	52.00	20.00	77.00	56.00	50.00
27C040-200	200	70	60	10.99	200.00	138.00	91.00	17.54	98.00	70.00	57.00	16.67	107.00	76.00	60.00
27C040-150	150	60	50	13.45	150.00	104.67	74.33	19.23	83.00	60.00	52.00	20.00	77.00	56.00	50.00

Flash	t_{ACC}	t_{OE}	t_{DF}	t_{WP}	Max Freq	T_{AVDV}	T_{RLDV}	T_{RHDZ}	T_{WLWH}
28F256A-150	150	55	35	60	13.45	150.00	104.67	74.33	128.67
28F256A-120	120	50	30	60	15.54	120.00	84.67	64.33	108.67
28F512-150	150	55	35	60	13.45	150.00	104.67	74.33	128.67
28F512-120	120	50	30	60	15.54	120.00	84.67	64.33	108.67
28F010-150	150	55	35	60	13.45	150.00	104.67	74.33	128.67
28F010-120	120	50	30	60	15.54	120.00	84.67	64.33	108.67
28F020-200	200	60	40	60	10.99	200.00	138.00	91.00	162.00
28F020-150	150	55	35	60	13.45	150.00	104.67	74.33	128.67
28F001BX-150	150	55	35	50	13.45	150.00	104.67	74.33	128.67
28F001BX-120	120	50	30	50	15.54	120.00	84.67	64.33	108.67

NOTE:
A latch delay of 13 ns is included in the calculations.

Spreadsheet 2. Mode 1 Matched Memory Devices

				Mode 2											
				Based on t _{ACC}				Based on t _{OE}				Based on t _{DF}			
EPROMs	t _{ACC}	t _{OE}	t _{DF}	Max Freq	T _{AVDV}	T _{RLDV}	T _{RHDZ}	Max Freq	T _{AVDV}	T _{RLDV}	T _{RHDZ}	Max Freq	T _{AVDV}	T _{RLDV}	T _{RHDZ}
27C256-200	200	75	55	13.06	200.00	109.14	38.29	16.81	140.25	75.00	29.75	9.09	317.00	176.00	55.00
27C256-150	150	60	50	16.06	150.00	80.57	31.14	19.23	114.00	60.00	26.00	10.00	282.00	156.00	50.00
27C256-120	120	55	30	18.62	120.00	63.43	26.86	20.20	105.25	55.00	24.75	16.67	142.00	76.00	30.00
27C512-200	200	70	60	13.06	200.00	109.14	38.29	17.54	131.50	70.00	28.50	8.33	352.00	196.00	60.00
27C512-150	150	60	50	16.06	150.00	80.57	31.14	19.23	114.00	60.00	26.00	10.00	282.00	156.00	50.00
27C512-120	120	55	30	18.62	120.00	63.43	26.86	20.20	105.25	55.00	24.75	16.67	142.00	76.00	30.00
27C010-200	200	70	60	13.06	200.00	109.14	38.29	17.54	131.50	70.00	28.50	8.33	352.00	196.00	60.00
27C010-150	150	60	50	16.06	150.00	80.57	31.14	19.23	114.00	60.00	26.00	10.00	282.00	156.00	50.00
27C010-120	120	55	30	18.62	120.00	63.43	26.86	20.20	105.25	55.00	24.75	16.67	142.00	76.00	30.00
27C020-200	200	70	60	13.06	200.00	109.14	38.29	17.54	131.50	70.00	28.50	8.33	352.00	196.00	60.00
27C020-150	150	60	50	16.06	150.00	80.57	31.14	19.23	114.00	60.00	26.00	10.00	282.00	156.00	50.00
27C040-200	200	70	60	13.06	200.00	109.14	38.29	17.54	131.50	70.00	28.50	8.33	352.00	196.00	60.00
27C040-150	150	60	50	16.06	150.00	80.57	31.14	19.23	114.00	60.00	26.00	10.00	282.00	156.00	50.00

Flash	t _{ACC}	t _{OE}	t _{DF}	t _{WP}	Max Freq	T _{AVDV}	T _{RLDV}	T _{RHDZ}	T _{WLWH}
28F256A-150	150	55	35	60	14.29	177.00	96.00	35.00	120.00
28F256A-120	120	50	30	60	16.67	142.00	76.00	30.00	100.00
28F512-150	150	55	35	60	14.29	177.00	96.00	35.00	120.00
26F512-120	120	50	30	60	16.67	142.00	76.00	30.00	100.00
28F010-150	150	55	35	60	14.29	177.00	96.00	35.00	120.00
28F010-120	120	50	30	60	16.67	142.00	76.00	30.00	100.00
28F020-200	200	60	40	60	12.50	212.00	116.00	40.00	140.00
28F020-150	150	55	35	60	14.29	177.00	96.00	35.00	120.00
28F001BX-150	150	55	35	50	14.29	177.00	96.00	35.00	120.00
28F001BX-120	120	50	30	50	16.67	142.00	76.00	30.00	100.00

NOTE:
A latch delay of 13 ns is included in the calculations.

Spreadsheet 3. Mode 2 Matched Memory Devices

Mode 3															
EPROMs	t _{ACC}	t _{OE}	t _{DF}	Based on t _{ACC}				Based on t _{OE}				Based on t _{DF}			
				Max Freq	T _{AVDV}	T _{RLDV}	T _{RHDZ}	Max Freq	T _{AVDV}	T _{RLDV}	T _{RHDZ}	Max Freq	T _{AVDV}	T _{RLDV}	T _{RHDZ}
27C256-200	200	75	55	11.19	200.00	59.33	89.33	9.52	247.00	75.00	105.00	18.18	97.00	25.00	55.00
27C256-150	150	60	50	13.76	150.00	42.67	72.67	11.11	202.00	60.00	90.00	20.00	82.00	20.00	50.00
27C256-120	120	55	30	15.96	120.00	32.67	62.67	11.76	187.00	55.00	85.00	33.33	22.00	0.00	30.00
27C512-200	200	70	60	11.19	200.00	59.33	89.33	10.00	232.00	70.00	100.00	16.67	112.00	30.00	60.00
27C512-150	150	60	50	13.76	150.00	42.67	72.67	11.11	202.00	60.00	90.00	20.00	82.00	20.00	50.00
27C512-120	120	55	30	15.96	120.00	32.67	62.67	11.76	187.00	55.00	85.00	33.33	22.00	0.00	30.00
27C010-200	200	70	60	11.19	200.00	59.33	89.33	10.00	232.00	70.00	100.00	16.67	112.00	30.00	60.00
27C010-150	150	60	50	13.76	150.00	42.67	72.67	11.11	202.00	60.00	90.00	20.00	82.00	20.00	50.00
27C010-120	120	55	30	15.96	120.00	32.67	62.67	11.76	187.00	55.00	85.00	33.33	22.00	0.00	30.00
27C020-200	200	70	60	11.19	200.00	59.33	89.33	10.00	232.00	70.00	100.00	16.67	112.00	30.00	60.00
27C020-150	150	60	50	13.76	150.00	42.67	72.67	11.11	202.00	60.00	90.00	20.00	82.00	20.00	50.00
27C040-200	200	70	60	11.19	200.00	59.33	89.33	10.00	232.00	70.00	100.00	16.67	112.00	30.00	60.00
27C040-150	150	60	50	13.76	150.00	42.67	72.67	11.11	202.00	60.00	90.00	20.00	82.00	20.00	50.00

Flash	t _{ACC}	t _{OE}	t _{DF}	t _{WP}	Max Freq	T _{AVDV}	T _{RLDV}	T _{RHDZ}	T _{WLWH}
28F256A-150	150	55	35	60	11.11	202.00	60.00	90.00	60.00
28F256A-120	120	50	30	60	11.11	202.00	60.00	90.00	60.00
28F512-150	150	55	35	60	11.11	202.00	60.00	90.00	60.00
28F512-120	120	50	30	60	11.11	202.00	60.00	90.00	60.00
28F010-150	150	55	35	60	11.11	202.00	60.00	90.00	60.00
28F010-120	120	50	30	60	11.11	202.00	60.00	90.00	60.00
28F020-200	200	60	40	60	11.11	202.00	60.00	90.00	60.00
28F020-150	150	55	35	60	11.11	202.00	60.00	90.00	60.00
28F001BX-150	150	55	35	50	12.50	172.00	50.00	80.00	50.00
28F001BX-120	120	50	30	50	12.50	172.00	50.00	80.00	50.00

NOTE:

A latch delay of 13 ns is included in the calculations.

Spreadsheet 4. Mode 3 Matched Memory Devices

Summary of Maximum Frequencies at Different Modes

EPROMs	t _{ACC}	t _{OE}	t _{DF}	t _{WP}	Mode 0	Mode 1	Mode 2	Mode 3
27C256-200	200	75	55		18.18	10.99	9.09	9.52
27C256-150	150	60	50		20.00	13.45	10.00	11.11
27C256-120	120	55	30		26.60	15.54	16.67	11.76
27C512-200	200	70	60		16.67	10.99	8.33	10.00
27C512-150	150	60	50		20.00	13.45	10.00	11.11
27C512-120	120	55	30		26.60	15.54	16.67	11.76
27C010-200	200	70	60		16.67	10.99	8.33	10.00
27C010-150	150	60	50		20.00	13.45	10.00	11.11
27C010-120	120	55	30		26.60	15.54	16.67	11.76
27C020-200	200	70	60		16.67	10.99	8.33	10.00
27C020-150	150	60	50		20.00	13.45	10.00	11.11
27C040-200	200	70	60		16.67	10.99	8.33	10.00
27C040-150	150	60	50		20.00	13.45	10.00	11.11
FLASH								
28F256A-150	150	55	35	60	22.94	13.45	14.29	11.11
28F256A-120	120	50	30	60	26.60	15.54	16.67	11.11
28F512-150	150	55	35	60	22.94	13.45	14.29	11.11
28F512-120	120	50	30	60	26.60	15.54	16.67	11.11
28F010-150	150	55	35	60	22.94	13.45	14.29	11.11
28F010-120	120	50	30	60	26.60	15.54	16.67	11.11
28F020-200	200	60	40	60	18.66	10.99	12.50	11.11
28F020-150	150	55	35	60	22.94	13.45	14.29	11.11
28F001BX-150	150	55	35	50	22.94	13.45	14.29	12.50
28F001BX-120	120	50	30	50	26.60	15.54	16.67	12.50

Spreadsheet 5. Compilation of All Modes at Maximum Speeds with Matched Memories

NOTE:

A latch delay of 13 ns is included in the calculations.

7.1 CCBs

There are three CCBs on the 8XC196NT: CCB0, CCB1, and CCB2. Like the other devices in the MCS-96 family, following RESET a CCB fetch will occur. If $\overline{EA} = 1$ at the end of RESET, the CCBs are fetched from internal memory. If $\overline{EA} = 0$ at the end of RESET, the CCBs are fetched from external memory. But regardless of the value of \overline{EA} , the extended address bus is forced to 0FFh during the CCB fetch. Therefore, the CCBs must be located at 0FF2018h, 0FF201Ah, and 0FF201Ch, respectively, in internal memory ($\overline{EA} = 1$). Or if the EPORT is used as an extended address port and $\overline{EA} = 0$, the CCBs must be located at xF2018h, xF201Ah, and xF201Ch, respectively, in external memory. As in the 8XC196KR device, after RESET, the 8XC196NT is configured to work in 16-bit mode, independent of the BUSWIDTH input. How-

the CCBs are still fetched in 8-bit external systems provided the high byte address of the CCB is 20h. After the CCBs are read and written to the Chip Configuration Registers (CCRs), the bus is configured as either 8-bit, 16-bit, or BUSWIDTH-controlled based on the CCBs. The CCRs are written only during the reset sequence. The device must be reset to change the values of the CCRs.

The bits of the CCBs correspond to the bits of the CCRs. The CCBs and their bits' functions are shown in Figure 7-1. Except for some changes to CCB1 and the addition of CCB2, the functions of CCB0 and CCB1 remain the same as the KR device so the 8XC196KR User's Manual can be referenced. CCB1 has the addition of load CCB2 (LDCCB2) and bus timing mode select (MSEL0-MSEL1). CCB2 provides the means of selecting the mode of the device and the memory mapping which are described in the memory map section.

330040-180	150	88	80		30.00	13.48	10.00	11.11
FLA2H								
388288A-150	150	88	38	88	35.04	13.48	14.58	11.11
388288A-150	150	20	30	80	38.80	13.54	10.83	11.11
388215-150	150	88	38	80	35.04	13.48	14.58	11.11
388215-150	150	80	30	80	38.80	13.54	10.83	11.11
388010-150	150	88	38	80	35.04	13.48	14.58	11.11
388010-150	150	80	30	80	38.80	13.54	10.83	11.11
388050-500	500	60	40	80	18.88	10.88	15.50	11.11
388050-150	150	88	38	80	35.04	13.48	14.58	11.11
388001B-150	150	88	38	30	35.04	13.48	14.58	15.80
388001B-150	150	20	30	80	38.80	13.54	12.83	15.80




Figure 7-1. CCB Definitions

8.0 QUESTIONS AND ANSWERS

Q: Where are the interrupt vectors located?

A: The interrupt vectors are located at 0FF2000h to 0FF2013h and 0FF2030h to 0FF203Fh.

Q: If the device is operating in 24-bit mode can the EPORT be used for I/O?

A: Yes, the EP_REG drives a value on the EPORT if the output option is selected by EP_MODE and EP_DIR for a given pin.

Q: Will access to all SFRs always default to page 00h, thus accessible using LD/ST instructions?

A: No, SFRs for the EPORT, Port 3, 4, and 5, and Slave Port can only be accessed with ELD/EST instructions if the current value on the extended address bus is a value other than 00h. All other SFRs can be accessed using the LD/ST instructions and windowing.

Q: Can access to the Register File, located at 00-3FFh, be accomplished using non-extended addressing instructions regardless of current page in EP_REG?

A: Yes, access to Register File always defaults to page 00h.

Q: Are there any special considerations when operating in 24-bit mode and using the stack?

A: Yes, a subroutine call will decrement the SP by 4 and push a 4-byte return address onto the stack. Similarly, the return instruction pops a 4-byte return address and increments SP by 4.

Q: Why is the data being written to 0A000h with a 16-bit instruction actually written to 0FFA000h?

A: The contents of EP_REG is 0FFh. EP_REG must be cleared to 00h or an extended address instruction must be used to write to memory regions in page 00h.

Q: What page does the stack pointer (SP) point to?

A: The value in the EP_REG determines the page that the SP points to. So if SP = 1000h and EP_REG = 01h, the operations on the stack will be performed starting at 011000h.

Bus Timing Mode	WSEL1	WSEL0
Mode 0 (Standard with 1 Wait State)	0	0
Mode 1 (Long RAW—Address Enabled Soon)	0	1
Mode 2 (Early Address—ALE Rising Edge Occurs Soon)	1	0
Mode 3 (Standard)	1	1

Bus Width	SW1	SW0
16-Bit Only	0	0
8-Bit Only	0	1
SW Pin Controlled	1	1

LDCE2 = 1 for OCB2 Patch
= 0 for no OCB2 Patch

WDE = 0 for WDT always enabled
= 1 for SW or RST enable WDT

MODE2 = 1 for 16-bit mode
= 0 for 24-bit mode

Max Wait States	IRCS	IRCT	IRCC
Zero Wait States	0	0	0
1 Wait State	0	0	1
2 Wait States	1	0	1
3 Wait States	0	1	1
Infinite Wait States	1	1	1

Function	LOC1	LOC0
Read and Write Protected	0	0
Write Protected Only	0	1
Read Protected Only	1	0
No Protection	1	1

PD = 1 for Enable Powerdown
= 0 for enable Powerdown

WP = 1 for WR/BHT signals
= 0 for WR/WBH signals

ALE = 1 for ALE signal
= 0 for ADV signal

REMAP = 1 for remap of internal EP/ROM to 0FF2000h only
= 0 for remap of internal EP/ROM to 002000h and 0FF2000h

Figure 7-1. CCB Definitions

8XC196MC/MD

Data Sheets

11

11

11

INDUSTRIAL MOTOR CONTROL MICROCONTROLLER

87C196MC 16 Kbytes of On-Chip OTPROM*

83C196MC 16 Kbytes of On-Chip ROM

- High Performance CHMOS 16-Bit CPU
- 16 Kbytes of On-Chip OTPROM/ROM
- 488 bytes of On-Chip Register RAM
- Register to Register Architecture
- Up to 53 I/O Lines
- Peripheral Transaction Server (PTS) with 11 Prioritized Sources
- Event Processor Array (EPA)
 - 4 High Speed Capture/Compare Modules
 - 4 High Speed Compare Modules
- Extended Temperature Standard
- Two 16-Bit Timers with Quadrature Decoder Input
- 3-Phase Complementary Waveform Generator
- 13 Channel 8/10-Bit A/D with Sample/Hold with Zero Offset Adjustment H/W
- 14 Prioritized Interrupt Sources
- Flexible 8/16-Bit External Bus
- 1.75 μ s 16 x 16 Multiply
- 3 μ s 32/16 Divide
- Idle and Power Down Modes

11

The 8XC196MC is a 16-bit microcontroller designed primarily to control 3 phase AC induction and DC brushless motors. The 8XC196MC is based on Intel's MCS®-96 16-bit architecture and is manufactured with Intel's CHMOS process.

The 8XC196MC has a three phase waveform generator specifically designed for use in "Inverter" motor control applications. This peripheral allows for pulse width modulation, three phase sine wave generation with minimal CPU intervention. It generates 3 complementary non-overlapping PWM pulses with resolutions of 0.125 μ s (edge trigger) or 0.250 μ s (centered).

The 8XC196MC has 16 Kbytes on-chip OTPROM/ROM and 488 bytes of on-chip RAM. It is available in three packages; PLCC (84-L), SDIP (64-L) and EIAJ/QFP (80-L).

Note that the 64-L SDIP package does not include P1.4, P2.7, P5.1 and the CLKOUT pins.

Operational characteristics are guaranteed over the temperature range of -40°C to $+85^{\circ}\text{C}$.

The 87C196MC contains 16 Kbytes on-chip OTPROM. The 83C196MC contains 16 Kbytes on-chip ROM. All references to the 80C196MC also refers to the 83C196MC and 87C196MC unless noted.

*OTPROM (One Time Programmable Read Only Memory) is the same as EPROM but it comes in an unwindowed package and cannot be erased. It is user programmable.





Figure 1. 87C196MC Block Diagram

PROCESS INFORMATION

This device is manufactured on PX29.5, a CHMOS III-E process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order Number 210997.



EXAMPLE: N87C196MC is 84-Lead PLCC OTPROM, 16 MHz.
For complete package dimensional data, refer to the Intel Packaging Handbook (Order Number 240800).

NOTE:

1. EPROMs are available as One Time Programmable (OTPROM) only.

Figure 3. The 8XC196MC Family Nomenclature

Thermal Characteristics

Package Type	θ_{ja}	θ_{jc}
PLCC	35°C/W	13°C/W
QFP	56°C/W	12°C/W
SDIP	TBD	TBD

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel *Packaging Handbook* (order number 240800) for a description of Intel's thermal impedance test methodology.

8XC196MC Memory Map

Description	Address
External Memory or I/O	0FFFFH 06000H
Internal ROM/EPROM or External Memory (Determined by EA)	5FFFH 2080H
Reserved. Must contain FFH. (Note 5)	207FH 205EH
PTS Vectors	205DH 2040H
Upper Interrupt Vectors	203FH 2030H
ROM/EPROM Security Key	202FH 2020H
Reserved. Must contain FFH. (Note 5)	201FH 201CH
Reserved. Must Contain 20H (Note 5)	201BH
CCB1	201AH
Reserved. Must Contain 20H (Note 5)	2019H
CCB0	2018H
Reserved. Must contain FFH. (Note 5)	2017H 2014H
Lower Interrupt Vectors	2013H 2000H
SFR's	1FFFFH 1F00H
External Memory	1EFFH 0200H
488 Bytes Register RAM (Note 1)	01FFFH 0018H
CPU SFR's (Notes 1, 3)	0017H 0000H

NOTES:

- Code executed in locations 0000H to 03FFFH will be forced external.
- Reserved memory locations must contain 0FFH unless noted.
- Reserved SFR bit locations must contain 0.
- Refer to 8XC196KC for SFR descriptions.
- WARNING:** Reserved memory locations must not be written or read. The contents and/or function of these locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.

Address	V _{SS}	1	64	P5.6/READY
0FFFH	P5.0/ALE	2	63	P5.4
0800H	V _{PP}	3	62	EXTINT
5FFFH	P5.3/RD	4	61	V _{SS}
2080H	P5.5/BHE	5	60	XTAL1
207FH	P5.2/WR	6	59	XTAL2
206EH	P5.7/BUSW	7	58	P6.6/PWM0
205EH	* P4.6/AD14	8	57	P6.7/PWM1
205DH	* P4.5/AD13	9	56	P2.6/COMPARE2/CPVER
204EH	* P4.7/AD15	10	55	P2.5/COMPARE1/PACT
203FH	V _{CC}	11	54	P2.4/COMPARE0/AINC
203EH	P4.4/AD12	12	53	P2.3/CAPCOM3
202FH	P4.3/AD11	13	52	P2.2/CAPCOM2/PROG
202EH	P4.2/AD10	14	51	P2.1/CAPCOM1/PALE
201FH	P4.1/AD09	15	50	P2.0/CAPCOM0/PVER
201EH	P4.0/AD08	16	49	P0.0/ACH0
201BH	P3.7/AD07	17	48	P0.1/ACH1
	P3.6/AD06	18	47	P0.2/ACH2
	P3.5/AD05	19	46	P0.3/ACH3
201AH	P3.4/AD04	20	45	P0.4/ACH4/PMODE.0
2019H	P3.3/AD03	21	44	P0.5/ACH5/PMODE.1
	P3.2/AD02	22	43	V _{REF}
2018H	P3.1/AD01	23	42	AGND
2017H	P3.0/AD00	24	41	P0.6/ACH6/PMODE.2
2016H	RESET	25	40	P0.7/ACH7/PMODE.3
2015H	NMI	26	39	P1.0/ACH8
2014H	EA	27	38	P1.1/ACH9
2013H	V _{SS}	28	37	P1.2/ACH10
2012H	V _{CC}	29	36	P1.3/ACH11
1FFFH	P6.5/WG3	30	35	P6.0/WG1
1F0EH	P6.4/WG3	31	34	P6.1/WG1
020EH	P6.3/WG2	32	33	P6.2/WG2

NOTE:

*The pin sequence is correct.

The 64-Lead SDIP package does not include the following pins: P1.4/ACH12, P2.7/COMPARE3, P5.1/INST, CLKOUT.

Figure 2. 64-Lead Shrink DIP (SDIP) Package

1. Code executed in locations 0000H to 0FFFH will be forced external.

2. Reserved memory locations must contain 0FFFH unless noted.

3. Reserved SFR bit locations must contain 0.

4. Refer to 80C196KD for SFR descriptions.

5. **WARNING:** Reserved memory locations must not be written to or read. The contents and/or function of these locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.

270946-2




Figure 3. 84-Lead PLCC Package




Figure 4. 80-Lead Shrink EIAJQFP (Quad Flat Pack)

PIN DESCRIPTIONS (Alphabetically Ordered)

Symbol	Function
ACH0–ACH12 (P0.0–P0.7, P1.0–P1.4)	Analog inputs to the on-chip A/D converter. ACH0–7 share the input pins with P0.0–7 and ACH8–12 share pins with P1.0–4. If the A/D is not used, the port pins can be used as standard input ports.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} .
ALE/ADV(P5.0)	Address Latch Enable or Address Valid output, as selected by CCR. Both options allow a latch to demultiplex the address/data bus on the signal's falling edge. When the pin is ADV, it goes inactive (high) at the end of the bus cycle. ALE/ADV is active only during external memory accesses. Can be used as standard I/O when not used as ALE/ADV.
BHE/WRH (P5.5)	Byte High Enable or Write High output, as selected by the CCR. BHE will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being written. BHE/WRH is activated only during external memory writes.
BUSWIDTH (P5.7)	Input for bus width selection. If CCR bits 1 and 2 = 1, this pin dynamically controls the bus width of the bus cycle in progress. If BUSWIDTH is low, an 8-bit cycle occurs. If it is high, a 16-bit cycle occurs. This pin can be used as standard I/O when not used as BUSWIDTH.
CAPCOMP0–CAPCOMP3 (P2.0–P2.3)	The EPA Capture/Compare pins. These pins share P2.0–P2.3. If not used for the EPA, they can be configured as standard I/O pins.
CLKOUT	Output of the internal clock generator. The frequency is 1/2 of the oscillator frequency. It has a 50% duty cycle.
COMPARE0–COMPARE3 (P2.4–P2.7)	The EPA Compare pins. These pins share P2.4–P2.7. If not used for the EPA, they can be configured as standard I/O pins.
EA	External Access enable pin. EA = 0 causes all memory accesses to be external to the chip. EA = 1 causes memory accesses from location 2000H to 5FFFH to be from the on-chip OTPROM/QROM. EA = 12.5V causes execution to begin in the programming mode. EA is latched at reset.
EXTINT	A programmable input on this pin causes a maskable interrupt vector through memory location 203CH. The input may be selected to be a positive/negative edge or a high/low level using WG_PROTECT (1FCEH).
INST (P5.1)	INST is high during the instruction fetch from the external memory and throughout the bus cycle. It is low otherwise. This pin can be configured as standard I/O if not used as INST.
NMI	A positive transition on this pin causes a non-maskable interrupt which vectors to memory location 203EH. If not used, it should be tied to V _{SS} . May be used by Intel Evaluation boards.
PORT0	8-bit high impedance input-only port. Also used as A/D converter inputs. Port0 pins should not be left floating. These pins also used to select programming modes in the OTPROM devices.
PORT1	5-bit high impedance input-only port. P1.0–P1.4 are also used as A/D converter inputs. In addition, P1.2 and P1.3 can be used as Timer 1 clock input and direction select respectively.
PORT2	8-bit bidirectional I/O port. All of the Port2 pins are shared with the EPA I/O pins (CAPCOMP0–3 and COMPARE0–3).
PORT3 PORT4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which uses strong internal pullups.
PORT5	8-bit bidirectional I/O port. 7 of the pins are shared with bus control signals (ALE, INST, WR, RD, BHE, READY, BUSWIDTH). Can be used as standard I/O.

Symbol	Function
PORT6	8-bit output port. P6.6 and P6.7 output PWM, the others are used as the Wave Form Generator outputs. Can be used as standard output ports.
PWM0, PWM1 (P6.6, P6.7)	Programmable duty cycle, Programmable frequency Pulse Width Modulator pins. The duty cycle has a resolution of 256 steps, and the frequency can vary from 122 Hz to 31 KHz (16 MHz input clock). Pins may be configured as standard output if PWM is not used.
\overline{RD} (P5.3)	Read signal output to external memory. \overline{RD} is low only during external memory reads. Can be used as standard I/O when not used as \overline{RD} .
READY (P5.6)	Ready input to lengthen external memory cycles. If READY = 0, the memory controller inserts wait states until the next positive transition of CLKOUT occurs with READY = 1. Can be used as standard I/O when not used as READY.
RESET	Reset input to and open-drain output from the chip. Held low for at least 16 state times to reset the chip. Input high for normal operation. RESET has an Ohmic internal pullup resistor.
T1CLK (P1.2)	Timer 0 Clock input. This pin has two other alternate functions: ACH10 and P1.2.
T1DIR (P1.3)	Timer 0 Direction input. This pin has two other alternate functions: ACH11 and P1.3.
V _{PP}	The programming voltage is applied to this pin. It is also the timing pin for the return from Power Down circuit. Connect this pin with a 1 μ F capacitor to V _{SS} and a 1 M Ω resistor to V _{CC} . If the Power Down feature is not used, connect the pin to V _{CC} .
WG1-WG3/WG1-WG3 (P6.0-P6.5)	3 phase output signals and their complements used in motor control applications. The pins can also be configured as standard output pins.
\overline{WR} / \overline{WRL} (P5.2)	Write and Write Low output to external memory. \overline{WR} will go low every external write. \overline{WRL} will go low only for external writes to an even byte. Can be used as standard I/O when not used as \overline{WR} / \overline{WRL} .
XTAL1	Input of the oscillator inverter and the internal clock generator. This pin should be used when using an external clock source.
XTAL2	Output of the oscillator inverter.
PMODE (P0.4-7)	Determines the EPROM programming mode.
PACT (P2.5)	A low signal in Auto Programming mode indicates that programming is in process. A high signal indicates programming is complete.
PALE (P2.1)	A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates that ports 3 and 4 contain valid programming address/command information (input to slave).
PROG (P2.2)	A falling edge in Slave Programming Mode begins programming. A rising edge ends programming.
PVER (P2.0)	A high signal in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly.
CPVER (P2.6)	Cumulative Program Verification. Pin is high if all locations since entering a programming mode have programmed correctly.
AINC (P2.4)	Auto Increment. Active low input enables the auto increment mode. Auto increment will allow reading or writing of sequential EPROM locations without address transactions across the PBUS for each read or write.

ABSOLUTE MAXIMUM RATINGS

Ambient Temperature	
Under Bias	−40°C to +85°C
Storage Temperature	−65°C to +150°C
Voltage from \overline{EA} or V_{PP} to V_{SS} or ANGND	+13.00V
Voltage on V_{PP} or \overline{EQ} to V_{SS} or ANGND	−0.5V to 13.0V
Voltage on Any Other Pin to V_{SS} or ANGND	−0.5V to +7.0V(1)
Power Dissipation	1.5W(2)

NOTES:

1. This includes V_{PP} and \overline{EA} on ROM or CPU only devices.
2. Power dissipation is based on package heat transfer limitations, not device power consumption.

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T_A	Ambient Temperature Under Bias	−40	+85	°C
V_{CC}	Digital Supply Voltage	4.50	5.50	V
V_{REF}	Analog Supply Voltage	4.00	5.50	V
F_{OSC}	Oscillator Frequency	8	16	MHz

NOTE:

ANGND and V_{SS} should be nominally at the same potential. Also V_{SS} and V_{SS1} must be at the same potential.

DC ELECTRICAL CHARACTERISTICS (Over Specified Operating Conditions)

Symbol	Parameter	Min	Max	Units	Test Conditions
V_{IL}	Input Low Voltage	−0.5	$0.3 V_{CC}$	V	
V_{IH}	Input High Voltage	$0.7 V_{CC}$	$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage Port 2 and 5, P6.6, P6.7, CLKOUT		0.3 0.45 1.5	V V V	$I_{OL} = 200 \mu A$ $I_{OL} = 3.2 \text{ mA}$ $I_{OL} = 7 \text{ mA}$
V_{OL1}	Output Low Voltage on Port 3/4		1.0	V	$I_{OL} = 15 \text{ mA}$
V_{OL2}	Output Low Voltage on Port 6.0–6.5		0.45	V	$I_{OL} = 10 \text{ mA}$
V_{OH}	Output High Voltage	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$		V V V	$I_{OH} = -200 \mu A$ $I_{OH} = -3.2 \text{ mA}$ $I_{OH} = -7 \text{ mA}$
$V_{th+} - V_{th-}$	Hysteresis Voltage Width on RESET and All Input Pins except Port 3, Port 4 and Port 5 besides P5.3	0.2		V	Typical

DC ELECTRICAL CHARACTERISTICS (Over Specified Operating Conditions) (Continued)

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
I_{LI}	Input Leakage Current on All Input Only Pins			± 10	μA	$0V < V_{IN} < V_{CC} - 0.3V$ (in RESET)
I_{LI1}	Input Leakage Current on Port0 and Port1			± 3	μA	$0V < V_{IN} < V_{REF}$
I_{IL}	Input Low Current on BD Ports (Note 1)			-70	μA	$V_{IN} = 0.3 V_{CC}$
I_{IL1}	Input Low Current on P5.4 and P2.6 during Reset			-7	mA	$0.2 V_{CC}$
I_{OH}	Output High Current on P5.4 and P2.6 during Reset	-2			mA	$0.7 V_{CC}$
I_{CC}	Active Mode Current in Reset		50	70	mA	XTAL1 = 16 MHz, $V_{CC} = V_{PP} = V_{REF} = 5.5V$
I_{REF}	A/D Conversion Reference Current		2	5	mA	
I_{IDL}	Idle Mode Current		15	30	mA	
I_{PD}	Power-Down Mode Current		5	50	μA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
R_{RST}	RESET Pin Pullup Resistor	6k		65k	Ω	
C_S	Pin Capacitance (Any Pin to V_{SS})			10	pF	$F_{TEST} = 1.0 \text{ MHz}$

NOTES:

1. BD (Bidirectional ports) include:

P2.0-P2.7, except P2.6

P3.0-P3.7

P4.0-P4.7

P5.0-P5.3

P5.5-P5.7

2. During normal (non-transient) conditions, the following total current limits apply:

P6.0-P6.5

 I_{OL} : 40 mA I_{OH} : 28 mA

P3

 I_{OL} : 90 mA I_{OH} : 42 mA

P4

 I_{OL} : 90 mA I_{OH} : 42 mA

P5, CLKOUT

 I_{OL} : 35 mA I_{OH} : 35 mA

P2, P6.6, P6.7

 I_{OL} : 63 mA I_{OH} : 63 mA

Symbol	Parameter	Min	Max
V_{IL}	Input Low Voltage	$0.3 V_{CC}$	$V_{CC} + 0.5$
V_{IH}	Input High Voltage	$0.7 V_{CC}$	$V_{CC} + 0.5$
V_{OL}	Output Low Voltage	0.3	0.4
	Port 2 and 3, P6.6, P6.7	0.4	0.5
	CLKOUT	0.5	0.6
V_{OH}	Output High Voltage on Port 3	1.0	1.1
V_{OH}	Output High Voltage on Port 2 and 3	0.9	1.0
V_{OH}	Output High Voltage	$V_{CC} - 0.3$	$V_{CC} - 0.1$
	Port 2 and 3, P6.6, P6.7	$V_{CC} - 0.2$	$V_{CC} - 0.1$
	Typical	0.2	0.3

EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:	Signals:	
H — High	A — Address	L — ALE/ADV
L — Low	B — BHE	BR — BREQ
V — Valid	C — CLKOUT	R — RD
X — No Longer Valid	D — DATA	W — WR/WRH/WRL
Z — Floating	G — Buswidth	X — XTAL1
	H — HOLD	Y — READY
	HA — HLDA	Q — Data Out

AC ELECTRICAL CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 16$ MHz.

The system must meet the following specifications to work with the 87C196MC:

Symbol	Parameter	Min	Max	Units	Notes
F_{XTAL}	Frequency on XTAL1	8	16	MHz	3
T_{OSC}	$1/F_{XTAL}$	62.5	125	ns	
T_{AVYV}	Address Valid to READY Setup		$2 T_{OSC} - 75$	ns	
T_{LLYV}	ALE Low to READY Setup		$T_{OSC} - 70$	ns	4
T_{LYLH}	Not READY Time	No Upper Limit		ns	
T_{CLYX}	READY Hold after CLKOUT Low	0	$T_{OSC} - 30$	ns	1
T_{LLYX}	READY Hold after ALE Low	$T_{OSC} - 15$	$2 T_{OSC} - 40$	ns	1
T_{AVGV}	Address Valid to BUSWIDTH Setup		$2 T_{OSC} - 75$	ns	
T_{LLGV}	ALE Low to BUSWIDTH Setup		$T_{OSC} - 60$	ns	4
T_{CLGX}	Buswidth Hold after CLKOUT Low	0		ns	
T_{AVDV}	Address Valid to Input Data Valid		$3 T_{OSC} - 55$	ns	2
T_{RLDV}	RD Active to Input Data Valid		$T_{OSC} - 22$	ns	2
T_{CLDV}	CLKOUT Low to Input Data Valid		$T_{OSC} - 50$	ns	
T_{RHDZ}	End of RD to Input Data Float		T_{OSC}	ns	
T_{RXDX}	Data Hold after RD Inactive	0		ns	

NOTES:

1. If Max is exceeded, additional wait states will occur.
2. If wait states are used, add $2 T_{OSC} * N$, where N = number of wait states.
3. Testing performed at 8 MHz. However, the device is static by design and will typically operate below 1 Hz.
4. These timings are included for compatibility with older -90 and BH products. They should not be used for newer high-speed designs.

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 16$ MHz.


The 87C196MC will meet the following timing specifications:

Symbol	Parameter	Min	Max	Units	Notes
T_{XHCH}	XTAL1 to CLKOUT High or Low	30	110	ns	
T_{CLCL}	CLKOUT Cycle Time	$2 T_{OSC}$		ns	
T_{CHCL}	CLKOUT High Period	$T_{OSC} - 10$	$T_{OSC} + 15$	ns	
T_{CLLH}	CLKOUT Falling Edge to ALE Rising	-5	15	ns	
T_{LLCH}	ALE Falling Edge to CLKOUT Rising	-20	15	ns	
T_{LHLH}	ALE Cycle Time	$4 T_{OSC}$		ns	3
T_{LHLL}	ALE High Period	$T_{OSC} - 10$	$T_{OSC} + 10$	ns	
T_{AVLL}	Address Setup to ALE Falling Edge	$T_{OSC} - 15$		ns	
T_{LLAX}	Address Hold after ALE Falling	$T_{OSC} - 40$		ns	
T_{LLRL}	ALE Falling Edge to \overline{RD} Falling	$T_{OSC} - 30$		ns	
T_{RLCL}	\overline{RD} Low to CLKOUT Falling Edge	4	30	ns	
T_{RLRH}	\overline{RD} Low Period	$T_{OSC} - 5$	$T_{OSC} + 25$	ns	3
T_{RHLH}	\overline{RD} Rising Edge to ALE Rising Edge	T_{OSC}	$T_{OSC} + 25$	ns	1
T_{RLAZ}	\overline{RD} Low to Address Float		5	ns	
T_{LLWL}	ALE Falling Edge to \overline{WR} Falling	$T_{OSC} - 10$		ns	
T_{CLWL}	CLKOUT Low to \overline{WR} Falling Edge	0	25	ns	
T_{QVWH}	Data Stable to \overline{WR} Rising Edge	$T_{OSC} - 23$		ns	
T_{CHWH}	CLKOUT High to \overline{WR} Rising Edge	-10	15	ns	
T_{WLWH}	\overline{WR} Low Period	$T_{OSC} - 30$		ns	3
T_{WHQX}	Data Hold after \overline{WR} Rising Edge	$T_{OSC} - 25$		ns	
T_{WHLH}	\overline{WR} Rising Edge to ALE Rising Edge	$T_{OSC} - 10$	$T_{OSC} + 15$	ns	1
T_{WHBX}	\overline{BHE} , INST Hold after \overline{WR} Rising	$T_{OSC} - 10$		ns	
T_{WHAX}	AD8-15 Hold after \overline{WR} Rising	$T_{OSC} - 30$		ns	2
T_{RHBX}	\overline{BHE} , INST Hold after \overline{RD} Rising	$T_{OSC} - 10$		ns	
T_{RHAX}	AD8-15 Hold after \overline{RD} Rising	$T_{OSC} - 30$		ns	2


NOTES:

1. Assuming back to back cycles.
2. 8-bit bus only.
3. If wait states are used, add $2 T_{OSC} * N$, where N = number of wait states.


SYSTEM BUS TIMINGS



READY TIMINGS (One Wait State)




BUSWIDTH TIMINGS




EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Oscillator Frequency	8	16.0	MHz
T_{XLXL}	Oscillator Period	62.5	125	ns
T_{XHXX}	High Time	22		ns
T_{XLXX}	Low Time	22		ns
T_{XLXH}	Rise Time		10	ns
T_{XHXL}	Fall Time		10	ns

EXTERNAL CRYSTAL CONNECTIONS




EXTERNAL CLOCK CONNECTIONS




11

EXTERNAL CLOCK DRIVE WAVEFORMS




An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications the capacitance will not exceed 20 pF.

AC TESTING INPUT, OUTPUT WAVEFORMS



FLOAT WAVEFORMS



The sample and conversion time of the A/D converter in the 8-bit or 10-bit modes is programmed by loading a byte into the AD_TIME Special Function Register. This allows optimizing the A/D operation for specific applications. The AD_TIME register is functional for all possible values, but the accuracy of the A/D converter is only guaranteed for the times specified in the operating conditions table.

The value loaded into AD_TIME bits 5, 6, 7 determines the sample time, T_{SAM} , and is calculated using the following formula:

$$SAM = \frac{(T_{SAM} \times F_{OSC}) - 2}{8}$$

T_{SAM} = Sample time, μs
 F_{OSC} = Processor frequency, MHz
 SAM = Value loaded into AD_TIME bits 5, 6, 7

SAM must be in the range 1 through 7.

The value loaded into AD_TIME bits 0-5 determines the conversion time, T_{CONV} , and is calculated using the following formula:

$$CONV = \frac{(T_{CONV} \times F_{OSC}) - 3}{2B} - 1$$

F_{OSC} = Processor frequency, MHz
 B = 8 for 8-bit conversion
 B = 10 for 10-bit conversion
 CONV = Value loaded into AD_TIME bits 0-5

CONV must be in the range 2 through 31.



The converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of V_{REF} . V_{REF} must be close to V_{CC} since it supplies both the resistor ladder and the analog portion of the converter and input port pins. There is also an AD_TEST SFR that allows for conversion on $ANGND$ and V_{REF} as well as adjusting the zero offset. The absolute error listed is WITHOUT doing any adjustments.

A/D CONVERTER SPECIFICATION

The specifications given assume adherence to the operating conditions section of this data sheet. Testing is performed with $V_{REF} = 5.12V$ and 16.0 MHz operating frequency. After a conversion is started, the device is placed in the IDLE mode until the conversion is complete.



An external oscillator may encounter as much as a 100 pF load at XTAL when it starts up. This is due to the interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{CC} and V_{EE} specifications the capacitor will not exceed 50 pF.



10-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature	−40	+85	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.00	5.50	V(1)
T _{SAM}	Sample Time	1.0		μs(2)
T _{CONV}	Conversion Time	10.0	20.0	μs(2)
F _{OSC}	Oscillator Frequency	8.0	16.0	MHz

NOTES:

ANGND and V_{SS} should nominally be at the same potential.

1. V_{REF} must be within 0.5V of V_{CC}.

2. The value of AD_TIME is selected to meet these specifications.

10-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

Parameter	Typical(1)	Min	Max	Units*
Resolution		1024 10	1024 10	Levels Bits
Absolute Error		0	±4	LSBs
Full Scale Error	0.25 ±0.5			LSBs
Zero Offset Error	0.25 ±0.5			LSBs
Non-Linearity	1.0 ±2.0		±4	LSBs
Differential Non-Linearity		> −1	+2	LSBs
Channel-to-Channel Matching	±0.1	0	±1.0	LSBs
Repeatability	±0.25	0		LSBs
Temperature Coefficients:				
Offset	0.009			LSB/C
Full Scale	0.009			LSB/C
Differential Non-Linearity	0.009			LSB/C
Off Isolation		−60		dB(2, 3)
Feedthrough	−60			dB(2)
V _{CC} Power Supply Rejection	−60			dB(2)
Input Series Resistance		750	2K	Ω(4)
Voltage on Analog Input Pin		ANGND − 0.5	V _{REF} + 0.5	V(5, 6)
Sampling Capacitor	3			pF
DC Input Leakage	±1	0	±3.0	μA

NOTES:

*An "LSB", as used here has a value of approximately 5 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make is guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

5. These values may be exceeded if the pin current is limited to ±2 mA.

6. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.

7. All conversions performed with processor in IDLE mode.

8-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature	-40	+85	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.00	5.50	V(1)
T _{SAM}	Sample Time	1.0		μs(2)
T _{CONV}	Conversion Time	7.0	20.0	μs(2)
F _{OSC}	Oscillator Frequency	8.0	16.0	MHz

NOTES:

ANGND and V_{SS} should nominally be at the same potential.

1. V_{REF} must be within 0.5V of V_{CC}.

2. The value of AD_TIME is selected to meet these specifications.

8-BIT MODE A/D CHARACTERISTICS (Over the Above Operating Conditions)

Parameter	Typical(1)	Min	Max	Units*
Resolution		256 8	256 8	Level Bits
Absolute Error		0	±1	LSBs
Full Scale Error	±0.5			LSBs
Zero Offset Error	±0.5			LSBs
Non-Linearity		0	±1	LSBs
Differential Non-Linearity		> -1	+1	LSBs
Channel-to-Channel Matching		0	±1.0	LSBs
Repeatability	±0.25			LSBs
Temperature Coefficients:				
Offset	0.003			LSB/C
Full Scale	0.003			LSB/C
Differential Non-Linearity	0.003			LSB/C
Off Isolation		-60		dB(2, 3)
Feedthrough	-60			dB(2)
V _{CC} Power Supply Rejection	-60			dB(2)
Input Series Resistance		750	2K	Ω(4)
Voltage on Analog Input Pin		V _{SS} - 0.5	V _{REF} + 0.5	V(5, 6)
Sampling Capacitor	3			pF
DC Input Leakage	±1	0	±3.0	μA

NOTES:

*An "LSB" as used here, has a value of approximately 20 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make is guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

5. These values may be exceeded if the pin current is limited to ±2 mA.

6. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.

7. All conversions performed with processor in IDLE mode.

EPROM SPECIFICATIONS

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature during Programming	20	30	°C
V _{CC}	Supply Voltage during Programming	4.5	5.5	V(1)
V _{REF}	Reference Supply Voltage during Programming	4.5	5.5	V(1)
V _{PP}	Programming Voltage	12.25	12.75	V(2)
V _{EA}	EA Pin Voltage	12.25	12.75	V(2)
F _{OSC}	Oscillator Frequency during Auto and Slave Mode Programming	6.0	8.0	MHz
T _{OSC}	Oscillator Frequency during Run-Time Programming	6.0	12.0	MHz

NOTES:

1. V_{CC} and V_{REF} should nominally be at the same voltage during programming.
2. V_{PP} and V_{EA} must never exceed the maximum specification, or the device may be damaged.
3. V_{SS} and ANGND should nominally be at the same potential (0V).
4. Load capacitance during Auto and Slave Mode programming = 150 pF.

AC EPROM PROGRAMMING CHARACTERISTICS

Symbol	Parameter	Min	Max	Units
T _{SHLL}	Reset High to First $\overline{\text{PALE}}$ Low	1100		T _{OSC}
T _{LLH}	$\overline{\text{PALE}}$ Pulse Width	50		T _{OSC}
T _{AVLL}	Address Setup Time	0		T _{OSC}
T _{LLAX}	Address Hold Time	100		T _{OSC}
T _{PLDV}	$\overline{\text{PROG}}$ Low to Word Dump Valid		50	T _{OSC}
T _{PHDX}	Word Dump Data Hold		50	T _{OSC}
T _{DVPL}	Data Setup Time	0		T _{OSC}
T _{PLDX}	Data Hold Time	400		T _{OSC}
T _{PLPH} ⁽¹⁾	$\overline{\text{PROG}}$ Pulse Width	50		T _{OSC}
T _{PHLL}	$\overline{\text{PROG}}$ High to Next $\overline{\text{PALE}}$ Low	220		T _{OSC}
T _{LHPL}	$\overline{\text{PALE}}$ High to $\overline{\text{PROG}}$ Low	220		T _{OSC}
T _{PHPL}	$\overline{\text{PROG}}$ High to Next $\overline{\text{PROG}}$ Low	220		T _{OSC}
T _{PHIL}	$\overline{\text{PROG}}$ High to AINC Low	0		T _{OSC}
T _{ILIH}	$\overline{\text{AINC}}$ Pulse Width	240		T _{OSC}
T _{ILVH}	PVER Hold after $\overline{\text{AINC}}$ Low	50		T _{OSC}
T _{ILPL}	$\overline{\text{AINC}}$ Low to $\overline{\text{PROG}}$ Low	170		T _{OSC}
T _{PHVL}	$\overline{\text{PROG}}$ High to PVER Valid		220	T _{OSC}

NOTE:


1. This specification is for the Word Dump Mode. For programming pulses, use the Modified Quick Pulse Algorithm.


Symbol	Parameter	Min	Max	Units
I_{PP}	V_{PP} Supply Current (When Programming)		100	mA

NOTE:

Do not apply V_{PP} until V_{CC} is stable and within specifications and the oscillator/clock has stabilized or the device may be damaged.


SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE





11

SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM WITH REPEATED PROG PULSE AND AUTO INCREMENT



87C196MC DESIGN CONSIDERATIONS

When an indirect shift during divide occurs the upper 3 bits of the shift count are not masked completely. If the shift count register has the value $32 \cdot n$ where $n = 1, 3, 5$ or 7 , the operand will be shifted 32 times. This should have resulted in no shift taking place.

DATA SHEET REVISION HISTORY

This data sheet (270946-004) is valid for devices with a "B" at the end of the topside tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following important differences exist between this data sheet (270946-002) and the previous version (270946-003):

1. The data sheet was reorganized to standard format.
2. Added 83C196MC device.
3. Added package thermal characteristics.
4. Added note on missing pins on SDIP package.
5. Removed SFR maps (now in user's manual).
6. Added note on T_{LLV} and T_{LLGV} specifications.
7. Changed 10-bit mode T_{CONV} (MIN) to $10.0 \mu s$ from $15.0 \mu s$.
8. Changed 10-bit mode T_{CONV} (MAX) to $20.0 \mu s$ from $18.0 \mu s$.
9. Changed V_{REF} (MIN) in 8- and 10-bit mode to $4.0V$ from $4.5V$.

The following important differences exist between data sheet 270946-003 and the previous version (270946-002):

1. The data sheet title was changed to better reflect the purpose of the 87C196MC as an AC Inverter/DC Brushless Motor Control Microcontroller.
2. The standard temperature range for this part now covers $-40^{\circ}C$ to $+85^{\circ}C$.

3. EXTINT function description now includes WG_PROTECT (1FCEH) as the name and address of the register used to select positive/negative or high/low detection for EXTINT.
4. The memory range 01F00H–01FBFH was added to the SFR map as RESERVED.
5. I_{IL} changed from $-60 \mu A$ to $-70 \mu A$.
6. I_{REF} changed from $5 mA$ to $2 mA$ maximum and the typical specification was removed.
7. The READY description of the READY TIMINGS (One Wait State) graphic was modified to denote the shifting of the leading edge of READY versus frequency. At $16 MHz$ the falling edge of READY occurs before the falling edge of ALE.
8. AC Testing Input, Output Waveform was changed to reflect inputs driven at $3.5V$ for a Logic "1" and $.45V$ for a Logic "0" and timing measurements made at $2.0V$ for a Logic "1" and $0.8V$ for a Logic "0".
9. Float Waveform was changed from $I_{OL}/I_{OH} = \pm 15 mA$ to $I_{OL}/I_{OH} \leq \pm 15 mA$.
10. AD_TIME register for 10-bit conversions was changed from $0C7H$ to $0D8H$. The number of sample time states was changed from 24 to 25 states, the conversion time states was changed from 80 to 240 states, and the total conversion time for $AD_TIME = D8H$ replaced the total conversion time for $AD_TIME = C7H$.
11. The number of sample time states for an 8-bit conversion was changed from 20 states to 21 states.
12. There is a single entry in the ERRATA section of this version of the data sheet concerning the results of an indirect shift during divide.

The following important differences exist between this data sheet (270946-002) and the previous version (270946-001):

1. T_A Ambient Temperature Under Bias Min changed from $-20^{\circ}C$ to $-40^{\circ}C$.
2. I_{REF} A/D Conversion Reference Current Max changed from $5 mA$ to $2 mA$.
3. Testing levels changed from TTL values to CMOS values.
4. A/D Input Series Resistance Max changed from $1.2 K\Omega$ to $2 K\Omega$.

8XC196MD INDUSTRIAL MOTOR CONTROL MICROCONTROLLER

87C196MD 16 Kbytes of On-Chip OTPROM*

83C196MD 16 Kbytes of On-Chip ROM

80C196MD ROMless

- High Performance CHMOS 16-Bit CPU
- 16 Kbytes of On-Chip OTPROM/ROM
- 488 bytes of On-Chip Register RAM
- Register to Register Architecture
- Up to 64 I/O Lines
- Peripheral Transaction Server (PTS) with 17 Prioritized Sources
- Event Processor Array (EPA)
 - 6 High Speed Capture/Compare Modules
 - 6 High Speed Compare Modules
- Extended Temperature Standard
- Programmable Frequency Generator
- Two 16-Bit Timers with Quadrature Counting Input
- 3-Phase Complementary Waveform Generator
- 14 Channel 8/10-Bit A/D with Sample/Hold with Zero Offset Adjustment H/W
- 18 Prioritized Interrupt Sources
- Flexible 8/16-Bit External Bus
- 1.75 μ s 16 x 16 Multiply
- 3 μ s 32/16 Divide
- Idle and Power Down Modes

The 8XC196MD is a 16-bit microcontroller designed primarily to control 3 phase AC induction and DC brushless motors. The 8XC196MD is based on Intel's MCS[®]-96 16-bit architecture and is manufactured with Intel's CHMOS process.


The 8XC196MD has a three phase waveform generator specifically designed for use in "Inverter" motor control applications. This peripheral allows for pulse width modulation, three phase sine wave generation with minimal CPU intervention. It generates 3 complementary non-overlapping PWM pulses with resolutions of 0.125 μ s (edge trigger) or 0.250 μ s (centered).

The 8XC196MD has 16 Kbytes on-chip OTPROM/ROM and 488 bytes of on-chip RAM. It is available in two packages; PLCC (84-L) and EIAJ/QFP (80-L).

Operational characteristics are guaranteed over the temperature range of -40°C to $+85^{\circ}\text{C}$.

The 87C196MD contains 16 Kbytes on-chip OTPROM. The 83C196MD contains 16 Kbytes on-chip ROM. All references to the 80C196MD also refers to the 83C196MD and 87C196MD unless noted.

*OTPROM (One Time Programmable Read Only Memory) is the same as EPROM but it comes in an unwindowed package and cannot be erased. It is user programmable.



NOTE:

Connections between the standard I/O ports and the bus are not shown.

Figure 1. 87C196MD Block Diagram

PROCESS INFORMATION

This device is manufactured on PX29.5, a CHMOS III-E process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order Number 210997.




Figure 2. The 8XC196MD Family Nomenclature

Table 1. Thermal Characteristics

Package Type	θ_{ja}	θ_{jc}
PLCC	35°C/W	13°C/W
QFP	56°C/W	12°C/W

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel *Packaging Handbook* (order number 240800) for a description of Intel's thermal impedance test methodology.

Table 2. 8XC196MD Memory Map

Description	Address
External Memory or I/O	0FFFFH 06000H
Internal ROM/EPROM or External Memory (Determined by EA)	5FFFH 2080H
Reserved. Must contain FFH. (Note 5)	207FH 205EH
PTS Vectors	205DH 2040H
Upper Interrupt Vectors	203FH 2030H
ROM/EPROM Security Key	202FH 2020H
Reserved. Must contain FFH. (Note 5)	201FH 201CH
Reserved. Must Contain 20H (Note 5)	201BH
CCB1	201AH
Reserved. Must Contain 20H (Note 5)	2019H
CCB0	2018H
Reserved. Must contain FFH. (Note 5)	2017H 2014H
Lower Interrupt Vectors	2013H 2000H
SFR's	1FFFFH 1F00H
External Memory	1EFFFH 0200H
488 Bytes Register RAM (Note 1)	01FFFH 0018H
CPU SFR's (Notes 1, 3)	0017H 0000H

NOTES:

- Code executed in locations 0000H to 01FFFH will be forced external.
- Reserved memory locations must contain 0FFH unless noted.
- Reserved SFR bit locations must contain 0.
- Refer to 8XC196MC for SFR descriptions.
- WARNING:** Reserved memory locations must not be written or read. The contents and/or function of these locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.

8XC196MC AND 8XC196MD DIFFERENCES

INT_MASK1/INT_PEND1 Registers

There are some differences between the 8XC196MC and 8XC196MD INT_MASK1/INT_PEND1 registers. The 8XC196MD interrupt mask and pending registers are shown below. Notice that the CAPCOM5, COMP4, and CAPCOM4 bits are reserved bits on the 8XC196MC. The PI bit of the INT_PEND1 register will be set when a Waveform Generator or Compare Module 5 event occurs and the corresponding bit in the PI_MASK register is set. The PI interrupt vector can be taken when the PI bit in the INT_MASK1 register is set. The 8XC196MC User's Manual should be referenced for details about the interrupts.

INT_MASK1 (0031H) and INT_PEND1 (0012H)							
7	6	5	4	3	2	1	0
RSV	EXTINT	PI	CAPCOM5*	COMP4*	CAPCOM4*	COMP3	CAPCOM3

RSV = RESERVED BIT. MUST WRITE AS 0
* = THIS BIT RESERVED ON 8XC196MC.

Figure 3. Interrupt Mask and Status Registers

PTSSRV and PTSSEL Register

Similarly, there are differences between 8XC196MC and 8XC196MD PTS registers. The 8XC196MD PTS registers are shown below. Notice the CAPCOM5, COMP4, and CAPCOM4 bits are reserved bits on the 8XC196MC. The PI bit in the PTSSRV will be set when a Waveform Generator or Compare Module 5 end of PTS interrupt occurs and the corresponding bit in the PI_MASK register is set. The PI PTS vector can be used when the PI bit in the PTSSEL register is set. The 8XC196MC User's Manual should be referenced for details about the PTS.

PTSSEL (0004H) and PTSSRV (0006H)							
15	14	13	12	11	10	9	8
RSV	EXTINT	PI	CAPCOM5*	COMP4*	CAPCOM4*	COMP3	CAPCOM3
7	6	5	4	3	2	1	0
COMP2	CAPCOM2	COMP1	CAPCOM1	COMP0	CAPCOM0	AD_DONE	TOVF

RSV = RESERVED BIT. MUST WRITE AS 0
* = THIS BIT RESERVED ON 8XC196MC.

Figure 4. PTS Select and Service Registers

PI_MASK and PI_PEND Registers

The PI_MASK/PI_PEND registers contain the bits for the Compare Module 5 (COMP5) Waveform Generator (WG), Timer 1 Overflow (TF1), and Timer 2 Overflow (TF2) mask/status flag. The diagram below shows the registers. Notice that the COMP5 bit is a reserved bit on the 8XC196MC. The 8XC196MC User's Manual should be referenced for details about the Waveform Generator, Compare Modules, and Timers.

PI_MASK (1FBEH) and PI_PEND (1FBCH, Read Only)							
7	6	5	4	3	2	1	0
RSV	COMP5*	RSV	WG	RSV	TF2	RSV	TF1

RSV = RESERVED BIT. MUST WRITE AS 0,
READ AS 1.
* = THIS BIT RESERVED ON 8XC196MC.

Figure 5. Peripheral Interrupt Mask and Status Registers

The PI bit in the INT_PEND1 register is set if a Waveform Generator event or Compare Module 5 event occurs and the corresponding PI_MASK bit is set. For either of these events to cause an interrupt, the PI bit in the INT_MASK1 register and the corresponding event bit in the PI_MASK register must be set.

Similarly, the TOVF bit in the INT_PEND register is set if Timer 1 or Timer 2 overflow and the corresponding bit in the PI_MASK register is set. For either of these two events to cause an interrupt, the TOVF bit in the INT_MASK register and the corresponding event bit in the PI_MASK must be set.

Upon a PI and/or a TOVF interrupt, it may be necessary to check if the Compare Module 5, the Waveform Generator, Timer 1, or Timer 2 event caused the interrupt. The PI_PEND will give this information. However, it should be noted that reading the PI_PEND register will clear the register. So the individual bits in the PI_PEND register must be read by loading PI_PEND into another "shadow" register, then checking the "shadow" register to see what event occurred.

Table 3. Interrupt Sources, Vectors and Priorities

Interrupt Source	Symbol	Interrupt Service			PTS Service		
		Name	Vector	Priority	Name	Vector	Priority
Capture/Compare5	CAPCOMP5	INT12	2038H	12	PTS12	2058H	27
Compare4	COMP4	INT11	2036H	11	PTS11	2056H	26
Capture/Compare4	CAPCOMP4	INT10	2034H	10	PTS10	2054H	25

Interrupt and PTS Vectors

The 8XC196MD has three new interrupt and PTS vectors which are Capture/Compare5, Compare 4, and Capture/Compare4. Table 3 shows these interrupt vectors and priorities. These are shown as reserved vectors in the 8XC196MC User's Manual.

Frequency Generator

The Frequency Generator (FG) Peripheral which was not available on the 8XC196MC device, is available on the 8XC196MD device. The FG outputs a programmable-frequency 50% duty cycle waveform on the FREQOUT pin (P7.7). There are two 8-bit registers which control the FG peripheral:

- Frequency Generator Control Register (FG_CON) at 1FB8h
- Frequency Generator Period Count Register (FG_COUNT) at 1FBAh.

The FG_CON can be read or written. This register is loaded with a value which determines the number of counts necessary for toggling the output. The following equation should be used to calculate the FG_CON value:

$$\text{FG_CON value} = \frac{F_{\text{XTAL}}}{16 * (\text{FG Frequency})} - 1$$

where FG Frequency is from 4 kHz to 1 MHz.

The FG_COUNT is loaded with the FG_CON register value. The FG_COUNT register is decremented every eighth state time. When it reaches 00h, the FG_COUNT register will send a signal to toggle the output pin and reload the FG_COUNT register with the value in the FG_CON register. The FG_COUNT can only be read, not written.

The FREQOUT pin (P7.7) must be configured for a special function to use it for the Frequency Generator feature.

Port 7

Port 7 is an additional bidirectional port that was not available on the 8XC196MC device. Port 7 can be used as I/O or some of the pins have special functions. The pins are listed below followed by their special functions.

Table 4. Port 7 Special Function Pins

Pin	Special Function
P7.0	CAPCOMP4
P7.1	CAPCOMP5
P7.2	CAPCOMP4
P7.3	CAPCOMP5
P7.4	
P7.5	
P7.6	
P7.7	FREQOUT

The special functions of the pins are selected in the Port 7 SFRs. The Port 2 I/O Port section of the 8XC196MC User's Manual can be referenced when setting up the Port 7 SFRs. Port 7 SFRs are located in the following locations:

Table 5. Port 7 Special Function Registers

SFR	Address
P7_MODE	1FD1h
P7_DIR	1FD3h
P7_REG	1FD5h
P7_PIN	1FD7h

Port 1

There are three additional Port 1 input pins (P1.5–P1.7) that were not available on the 8XC196MC. These pins are listed below followed by their function:

Table 6. New 8XC196MD Port 1 Pins

Pin	Description
P1.5	Digital or Analog Input
P1.6	Digital Input
P1.7	Digital Input

NOTE:

P1.5 was a V_{SS} pin on the 8XC196MC device. If P1.5 and P1.6 are not being used these pins can remain connected to V_{SS}.

Pin	Special Function
P7.0	CAPCOMP4
P7.1	CAPCOMP5
P7.2	CAPCOMP4
P7.3	CAPCOMP5
P7.4	
P7.5	
P7.6	
P7.7	FREEDOUT

The special functions of the pins are selected in the Port 7 SFRs. The Port 7 V/O Port section of the 8XC196MD User's Manual can be referenced when setting up the Port 7 SFRs. Port 7 SFRs are located in the following locations:

Table 5. Port 7 Special Function Registers

SFR	Address
P7_MODE	1FD0h
P7_DIR	1FD1h
P7_REG	1FD2h
P7_PIN	1FD3h

Interrupt and P7S Vectors

The 8XC196MD has three new interrupt and P7S vectors which are Capture/Compare, Compare, and Capture/Compare. Table 3 shows these interrupt vectors and priorities. These are shown as reserved vectors in the 8XC196MC User's Manual.

Frequency Generator

The Frequency Generator (FG) peripheral which was not available on the 8XC196MC device, is available on the 8XC196MD device. The FG outputs a programmable-frequency 50% duty cycle waveform on the FREEDOUT pin (P7.7). There are two 8-bit registers which control the FG peripheral:

- Frequency Generator Control Register (FG_CON) at 1F85h
- Frequency Generator Period Count Register (FG_COUNT) at 1F8Ah

The FG_CON can be read or written. This register is loaded with a value which determines the number of counts necessary for toggling the output. The following equation should be used to calculate the FG_CON value:

$$FG_CON\ value = \frac{F_{XTAL}}{10 \times FG\ frequency}$$

where FG Frequency is from 4 kHz to 1 MHz.

The FG_COUNT is loaded with the FG_CON register value. The FG_COUNT register is decremented every eight state time. When it reaches 00h, the FG_COUNT register will send a signal to toggle the output pin and reload the FG_COUNT register with the value in the FG_CON register. The FG_COUNT can only be read, not written.

The FREEDOUT pin (P7.7) must be configured for a special function to use it for the Frequency Generator feature.




Figure 6. 84-Lead PLCC Package




Figure 7. 80-Lead Shrink EIAJQFP (Quad Flat Pack)

PIN DESCRIPTIONS (Alphabetically Ordered)

Symbol	Function
ACH0-ACH13 (P0.0-P0.7, P1.0-P1.5)	Analog inputs to the on-chip A/D converter. ACH0-7 share the input pins with P0.0-7 and ACH8-13 share pins with P1.0-5. If the A/D is not used, the port pins can be used as standard input ports.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} .
ALE/ $\overline{\text{ADV}}$ (P5.0)	Address Latch Enable or Address Valid output, as selected by CCR. Both options allow a latch to demultiplex the address/data bus on the signal's falling edge. When the pin is $\overline{\text{ADV}}$, it goes inactive (high) at the end of the bus cycle. ALE/ $\overline{\text{ADV}}$ is active only during external memory accesses. Can be used as standard I/O when not used as ALE/ $\overline{\text{ADV}}$.
BHE/ $\overline{\text{WRH}}$ (P5.5)	Byte High Enable or Write High output, as selected by the CCR. BHE will go low for external writes to the high byte of the data bus. $\overline{\text{WRH}}$ will go low for external writes where an odd byte is being written. BHE/ $\overline{\text{WRH}}$ is activated only during external memory writes.
BUSWIDTH (P5.7)	Input for bus width selection. If CCR bits 1 and 2 = 1, this pin dynamically controls the bus width of the bus cycle in progress. If BUSWIDTH is low, an 8-bit cycle occurs. If it is high, a 16-bit cycle occurs. This pin can be used as standard I/O when not used as BUSWIDTH.
CAPCOMP0-CAPCOMP5 (P2.0-P2.3, P7.0-P7.1)	The EPA Capture/Compare pins. CAPCOMP0-3 share the pins with P2.0-P2.3. CAPCOMP4-5 share the pins with P7.0-P7.1. If not used for the EPA, they can be configured as standard I/O pins.
CLKOUT	Output of the internal clock generator. The frequency is 1/2 of the oscillator frequency. It has a 50% duty cycle.
COMPARE0-COMPARE5 (P2.4-P2.7, P7.2-P7.3)	The EPA Compare pins. COMPARE0-3 share the pins with P2.4-P2.7. COMPARE4-5 share the pins with P7.2-P7.3. If not used for the EPA, they can be configured as standard I/O pins.
$\overline{\text{EA}}$	External Access enable pin. $\overline{\text{EA}}$ = 0 causes all memory accesses to be external to the chip. $\overline{\text{EA}}$ = 1 causes memory accesses from location 2000H to 5FFFFH to be from the on-chip OTPROM/ROM. $\overline{\text{EA}}$ = 12.5V causes execution to begin in the programming mode. $\overline{\text{EA}}$ is latched at reset.
EXTINT	A programmable input on this pin causes a maskable interrupt vector through memory location 203CH. The input may be selected to be a positive/negative edge or a high/low level using WG_PROTECT (1FCEH).
FREQOUT	Programmable frequency output pin. The frequency can vary from 4 KHz to 1 MHz (16 MHz input clock). It has a 50% duty cycle. Pin may be configured as standard I/O if FREQOUT is not used.
INST (P5.1)	INST is high during the instruction fetch from the external memory and throughout the bus cycle. It is low otherwise. This pin can be configured as standard I/O if not used as INST.
NMI	A positive transition on this pin causes a non-maskable interrupt which vectors to memory location 203EH. If not used, it should be tied to V _{SS} . May be used by Intel Evaluation boards.
PORT0	8-bit high impedance input-only port. Also used as A/D converter inputs. Port0 pins should not be left floating. These pins also used to select programming modes in the OTPROM devices.
PORT1	8-bit high impedance input-only port. P1.0-P1.5 are also used as A/D converter inputs. In addition, P1.2 and P1.3 can be used as Timer 1 clock input and direction select respectively. P1.6-P1.7 can be used as input-only pins.

Symbol	Function
PORT2	8-bit bidirectional I/O port. All of the Port2 pins are shared with the EPA I/O pins (CAPCOMP0-3 and COMPARE0-3).
PORT3 PORT4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which uses strong internal pullups.
PORT5	8-bit bidirectional I/O port. 7 of the pins are shared with bus control signals (ALE, INST, WR, RD, BHE, READY, BUSWIDTH). Can be used as standard I/O.
PORT6	8-bit output port. P6.6 and P6.7 output PWM, the others are used as the Wave Form Generator outputs. Can be used as standard output ports.
PORT7	8-bit bidirectional I/O port. P7.0-P7.3 can be used as EPA I/O pins (CAPCOMP4-5 and COMPARE4-5). P7.7 can be used as FREQOUT output pin. P7.4-P7.6 are standard I/O pins.
PWM0, PWM1 (P6.6, P6.7)	Programmable duty cycle, Programmable frequency Pulse Width Modulator pins. The duty cycle has a resolution of 256 steps, and the frequency can vary from 122 Hz to 31 KHz (16 MHz input clock). Pins may be configured as standard output if PWM is not used.
RD (P5.3)	Read signal output to external memory. RD is low only during external memory reads. Can be used as standard I/O when not used as RD.
READY (P5.6)	Ready input to lengthen external memory cycles. If READY = 0, the memory controller inserts wait states until the next positive transition of CLKOUT occurs with READY = 1. Can be used as standard I/O when not used as READY.
RESET	Reset input to and open-drain output from the chip. Held low for at least 16 state times to reset the chip. Input high for normal operation. RESET has an Ohmic internal pullup resistor.
T1CLK (P1.2)	Timer 1 Clock input. This pin has two other alternate functions: ACH10 and P1.2.
T1DIR (P1.3)	Timer 1 Direction input. This pin has two other alternate functions: ACH11 and P1.3.
V _{PP}	The programming voltage is applied to this pin. It is also the timing pin for the return from Power Down circuit. Connect this pin with a 1 μ F capacitor to V _{SS} and a 1 M Ω resistor to V _{CC} . If the Power Down feature is not used, connect the pin to V _{CC} .
WG1-WG3/WG1-WG3 (P6.0-P6.5)	3 phase output signals and their complements used in motor control applications. The pins can also be configured as standard output pins.
WR/WRL (P5.2)	Write and Write Low output to external memory. WR will go low every external write. WRL will go low only for external writes to an even byte. Can be used as standard I/O when not used as WR/WRL.
XTAL1	Input of the oscillator inverter and the internal clock generator. This pin should be used when using an external clock source.
XTAL2	Output of the oscillator inverter.
PMODE (P0.4-7)	Determines the EPROM programming mode.
PACT (P2.5)	A low signal in Auto Programming mode indicates that programming is in process. A high signal indicates programming is complete.

PIN DESCRIPTIONS (Alphabetically Ordered) (Continued)

Symbol	Function
$\overline{\text{PALE}}$ (P2.1)	A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates that ports 3 and 4 contain valid programming address/command information (input to slave).
$\overline{\text{PROG}}$ (P2.2)	A falling edge in Slave Programming Mode begins programming. A rising edge ends programming.
$\overline{\text{PVER}}$ (P2.0)	A high signal in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly.
$\overline{\text{CPVER}}$ (P2.6)	Cumulative Program Verification. Pin is high if all locations since entering a programming mode have programmed correctly.
$\overline{\text{AINC}}$ (P2.4)	Auto Increment. Active low input enables the auto increment mode. Auto increment will allow reading or writing of sequential EPROM locations without address transactions across the PBUS for each read or write.

11

Symbol	Description	Min	Max	Units
T_A	Ambient Temperature Limit Bias	-40	+85	°C
V_{CC}	Digital Supply Voltage	4.50	5.50	V
V_{EE}	Analog Supply Voltage	4.00	5.50	V
f_{osc}	Clock Frequency	8	16	MHz

NOTE: V_{CC} and V_{EE} should be normally at the same potential. Also V_{CC} and V_{EE} must be at the same potential.

DC ELECTRICAL CHARACTERISTICS (Over Specified Operating Conditions)

Symbol	Parameter	Min	Max	Units	Test Conditions
V_{IL}	Input Low Voltage	-0.5	0.3 V_{CC}	V	
V_{IH}	Input High Voltage	0.7 V_{CC}	$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage		0.3	V	$I_{OL} = 200 \mu A$
	Port 2, 6 and 7, Port 5, 8, 9		0.45	V	$I_{OL} = 2.5 \text{ mA}$
	CLKOUT		1.5	V	$I_{OL} = 7 \text{ mA}$
V_{O1}	Output Low Voltage on Port 3/4		1.0	V	$I_{OL} = 15 \text{ mA}$
V_{O2}	Output Low Voltage on Port 6/0-5		0.45	V	$I_{OL} = 10 \text{ mA}$
V_{OH}	Output High Voltage	$V_{CC} - 0.5$		V	$I_{OH} = -600 \mu A$
		$V_{CC} - 0.7$		V	$I_{OH} = -3 \text{ mA}$
		$V_{CC} - 1.5$		V	$I_{OH} = -7 \text{ mA}$
$V_{IH} - V_{IL}$	Hysteresis Voltage Width on RESET and All Input Pins except Port 2, Port 4 and Port 5 besides P2.3	0.5		V	Typical

ABSOLUTE MAXIMUM RATINGS

Ambient Temperature	
Under Bias	−40°C to +85°C
Storage Temperature	−65°C to +150°C
Voltage from $\overline{E\overline{A}}$ or V_{PP}	
to V_{SS} or $ANGND$	−0.5V to +13.00V
Voltage on Any Other Pin	
to V_{SS} or $ANGND$	−0.5V to +7.0V(1)
Power Dissipation	1.5W(2)

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

NOTES:

1. This includes V_{PP} and $\overline{E\overline{A}}$ on ROM or CPU only devices.
2. Power dissipation is based on package heat transfer limitations, not device power consumption.

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T_A	Ambient Temperature Under Bias	−40	+85	°C
V_{CC}	Digital Supply Voltage	4.50	5.50	V
V_{REF}	Analog Supply Voltage	4.00	5.50	V
F_{OSC}	Oscillator Frequency	8	16	MHz

NOTE:

$ANGND$ and V_{SS} should be nominally at the same potential. Also V_{SS} and V_{SS1} must be at the same potential.

DC ELECTRICAL CHARACTERISTICS (Over Specified Operating Conditions)

Symbol	Parameter	Min	Max	Units	Test Conditions
V_{IL}	Input Low Voltage	−0.5	0.3 V_{CC}	V	
V_{IH}	Input High Voltage	0.7 V_{CC}	$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage Port 2, 5, and 7, P6.6, P6.7, CLKOUT		0.3 0.45 1.5	V V V	$I_{OL} = 200 \mu A$ $I_{OL} = 3.2 \text{ mA}$ $I_{OL} = 7 \text{ mA}$
V_{OL1}	Output Low Voltage on Port 3/4		1.0	V	$I_{OL} = 15 \text{ mA}$
V_{OL2}	Output Low Voltage on Port 6.0–6.5		0.45	V	$I_{OL} = 10 \text{ mA}$
V_{OH}	Output High Voltage	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$		V V V	$I_{OH} = -200 \mu A$ $I_{OH} = -3.2 \text{ mA}$ $I_{OH} = -7 \text{ mA}$
$V_{th+} - V_{th-}$	Hysteresis Voltage Width on RESET and All Input Pins except Port 3, Port 4 and Port 5 besides P5.3	0.2		V	Typical

DC ELECTRICAL CHARACTERISTICS (Over Specified Operating Conditions) (Continued)

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
I_{LI}	Input Leakage Current on All Input Only Pins			± 10	μA	$0V < V_{IN} < V_{CC} - 0.3V$ (in RESET)
I_{LH}	Input Leakage Current on Port0 and Port1			± 3	μA	$0V < V_{IN} < V_{REF}$
I_{IL}	Input Low Current on BD Ports (Note 1)			-70	μA	$V_{IN} = 0.3 V_{CC}$
I_{IL1}	Input Low Current on P5.4 and P2.6 during Reset (Note 3)			-10	mA	$0.2 V_{CC}$
I_{OH}	Output High Current on P5.4 and P2.6 during Reset (Note 4)	-2			mA	$0.7 V_{CC}$
I_{CC}	Active Mode Current in Reset		50	70	mA	XTAL1 = 16 MHz, $V_{CC} = V_{PP} = V_{REF} = 5.5V$
I_{REF}	A/D Conversion Reference Current		2	5	mA	
I_{IDL}	Idle Mode Current		15	30	mA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
I_{PD}	Power-Down Mode Current		5	50	μA	
R_{RST}	RESET Pin Pullup Resistor	6k		65k	Ω	
C_S	Pin Capacitance (Any Pin to V_{SS})			10	pF	$F_{TEST} = 1.0 \text{ MHz}$

NOTES:

1. BD (Bidirectional ports) include:

P2.0-P2.7, except P2.6
P3.0-P3.7
P4.0-P4.7
P5.0-P5.3
P5.5-P5.7
P7.0-P7.7

2. During normal (non-transient) conditions, the following total current limits apply:

P6.0-P6.5	I_{OL} : 40 mA	I_{OH} : 28 mA
P3	I_{OL} : 90 mA	I_{OH} : 42 mA
P4	I_{OL} : 90 mA	I_{OH} : 42 mA
P5, CLKOUT	I_{OL} : 35 mA	I_{OH} : 35 mA
P2, P6.6, P6.7, P7	I_{OL} : 63 mA	I_{OH} : 63 mA

3. Maximum current that must be sunk by external device to ensure test mode entry.

4. Do not exceed minimum current or device may enter test mode.

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:

H — High
L — Low
V — Valid
X — No Longer Valid
Z — Floating

Signals:

A — Address
B — $\overline{\text{BHE}}$
C — CLKOUT
D — DATA
G — Buswidth
H — $\overline{\text{HOLD}}$
HA — $\overline{\text{HLDA}}$
L — ALE/ADV
BR — $\overline{\text{BREQ}}$
R — $\overline{\text{RD}}$
W — $\overline{\text{WR}}/\overline{\text{WRH}}/\overline{\text{WRL}}$
X — XTAL1
Y — READY
Q — Data Out

AC ELECTRICAL CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{\text{OSC}} = 16 \text{ MHz}$.

The system must meet the following specifications to work with the 87C196MD:

Symbol	Parameter	Min	Max	Units	Notes
F_{XTAL}	Frequency on XTAL1	8	16	MHz	3
T_{OSC}	$1/F_{\text{XTAL}}$	62.5	125	ns	
T_{AVYV}	Address Valid to READY Setup		$2 T_{\text{OSC}} - 75$	ns	
T_{LLYV}	ALE Low to READY Setup		$T_{\text{OSC}} - 70$	ns	4
T_{YLYH}	Not READY Time	No Upper Limit		ns	
T_{CLYX}	READY Hold after CLKOUT Low	0	$T_{\text{OSC}} - 30$	ns	1
T_{LLYX}	READY Hold after ALE Low	$T_{\text{OSC}} - 15$	$2 T_{\text{OSC}} - 40$	ns	1
T_{AVGV}	Address Valid to BUSWIDTH Setup		$2 T_{\text{OSC}} - 75$	ns	
T_{LLGV}	ALE Low to BUSWIDTH Setup		$T_{\text{OSC}} - 60$	ns	4
T_{CLGX}	Buswidth Hold after CLKOUT Low	0		ns	
T_{AVDV}	Address Valid to Input Data Valid		$3 T_{\text{OSC}} - 55$	ns	2
T_{RLDV}	$\overline{\text{RD}}$ Active to Input Data Valid		$T_{\text{OSC}} - 22$	ns	2
T_{CLDV}	CLKOUT Low to Input Data Valid		$T_{\text{OSC}} - 50$	ns	
T_{RHDZ}	End of $\overline{\text{RD}}$ to Input Data Float		T_{OSC}	ns	
T_{RXDX}	Data Hold after $\overline{\text{RD}}$ Inactive	0		ns	

NOTES:

1. If Max is exceeded, additional wait states will occur.
2. If wait states are used, add $2 T_{\text{OSC}} * N$, where N = number of wait states.
3. Testing performed at 8 MHz. However, the device is static by design and will typically operate below 1 Hz.
4. These timings are included for compatibility with older -90 and BH products. They should not be used for newer high-speed designs.

AC ELECTRICAL CHARACTERISTICS (Continued)

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 16$ MHz.


The 87C196MD will meet the following timing specifications:

Symbol	Parameter	Min	Max	Units	Notes
T_{XHCH}	XTAL1 to CLKOUT High or Low	30	110	ns	
T_{CLCL}	CLKOUT Cycle Time	$2 T_{OSC}$		ns	
T_{CHCL}	CLKOUT High Period	$T_{OSC} - 10$	$T_{OSC} + 15$	ns	
T_{CLLH}	CLKOUT Falling Edge to ALE Rising	-5	15	ns	
T_{LLCH}	ALE Falling Edge to CLKOUT Rising	-20	15	ns	
T_{LHLH}	ALE Cycle Time	$4 T_{OSC}$		ns	3
T_{LHLL}	ALE High Period	$T_{OSC} - 10$	$T_{OSC} + 10$	ns	
T_{AVLL}	Address Setup to ALE Falling Edge	$T_{OSC} - 15$		ns	
T_{LLAX}	Address Hold after ALE Falling	$T_{OSC} - 40$		ns	
T_{LLRL}	ALE Falling Edge to \overline{RD} Falling	$T_{OSC} - 30$		ns	
T_{RLCL}	\overline{RD} Low to CLKOUT Falling Edge	4	30	ns	
T_{RLRH}	\overline{RD} Low Period	$T_{OSC} - 5$	$T_{OSC} + 25$	ns	3
T_{RHLH}	\overline{RD} Rising Edge to ALE Rising Edge	T_{OSC}	$T_{OSC} + 25$	ns	1
T_{RLAZ}	\overline{RD} Low to Address Float		5	ns	
T_{LLWL}	ALE Falling Edge to \overline{WR} Falling	$T_{OSC} - 10$		ns	
T_{CLWL}	CLKOUT Low to \overline{WR} Falling Edge	0	25	ns	
T_{QVWH}	Data Stable to \overline{WR} Rising Edge	$T_{OSC} - 23$		ns	
T_{CHWH}	CLKOUT High to \overline{WR} Rising Edge	-10	15	ns	
T_{WLWH}	\overline{WR} Low Period	$T_{OSC} - 30$		ns	3
T_{WHQX}	Data Hold after \overline{WR} Rising Edge	$T_{OSC} - 25$		ns	
T_{WHLH}	\overline{WR} Rising Edge to ALE Rising Edge	$T_{OSC} - 10$	$T_{OSC} + 15$	ns	1
T_{WHBX}	\overline{BHE} , INST Hold after \overline{WR} Rising	$T_{OSC} - 10$		ns	
T_{WHAX}	AD8-15 Hold after \overline{WR} Rising	$T_{OSC} - 30$		ns	2
T_{RHBX}	\overline{BHE} , INST Hold after \overline{RD} Rising	$T_{OSC} - 10$		ns	
T_{RHAX}	AD8-15 Hold after \overline{RD} Rising	$T_{OSC} - 30$		ns	2

NOTES:


- Assuming back to back cycles.
- 8-bit bus only.
- If wait states are used, add $2 T_{OSC} \cdot N$, where N = number of wait states.

SYSTEM BUS TIMINGS




272323-

READY TIMINGS (One Wait State)




11

BUSWIDTH TIMINGS




Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Oscillator Frequency	8	16.0	MHz
T_{XLXL}	Oscillator Period	62.5	125	ns
T_{HXX}	High Time	22		ns
T_{LXX}	Low Time	22		ns
T_{XLXH}	Rise Time		10	ns
T_{HXHL}	Fall Time		10	ns


EXTERNAL CRYSTAL CONNECTIONS



EXTERNAL CLOCK CONNECTIONS




EXTERNAL CLOCK DRIVE WAVEFORMS




An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications the capacitance will not exceed 20 pF.

AC TESTING INPUT, OUTPUT WAVEFORMS



FLOAT WAVEFORMS



A TO D CHARACTERISTICS

The sample and conversion time of the A/D converter in the 8-bit or 10-bit modes is programmed by loading a byte into the AD_TIME Special Function Register. This allows optimizing the A/D operation for specific applications. The AD_TIME register is functional for all possible values, but the accuracy of the A/D converter is only guaranteed for the times specified in the operating conditions table.

The value loaded into AD_TIME bits 5, 6, 7 determines the sample time, T_{SAM}, and is calculated using the following formula:

$$T_{SAM} = \frac{(T_{SAM} \times F_{OSC}) - 2}{8}$$

T_{SAM} = Sample time, μ s
F_{OSC} = Processor frequency, MHz
SAM = Value loaded into AD_TIME bits 5, 6, 7

SAM must be in the range 1 through 7.

The value loaded into AD_TIME bits 0-5 determines the conversion time, T_{CONV}, and is calculated using the following formula:

$$T_{CONV} = \frac{(T_{CONV} \times F_{OSC}) - 3}{2B} - 1$$

T_{CONV} = Conversion time, μ s
F_{OSC} = Processor frequency, MHz
B = 8 for 8-bit conversion
B = 10 for 10-bit conversion
CONV = Value loaded into AD_TIME bits 0-5

CONV must be in the range 2 through 31.

The converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of V_{REF}. V_{REF} must be close to V_{CC} since it supplies both the resistor ladder and the analog portion of the converter and input port pins. There is also an AD_TEST SFR that allows for conversion on ANGND and V_{REF} as well as adjusting the zero offset. The absolute error listed is WITHOUT doing any adjustments.

A/D CONVERTER SPECIFICATION

The specifications given assume adherence to the operating conditions section of this data sheet. Testing is performed with V_{REF} = 5.12V and 16.0 MHz operating frequency. After a conversion is started, the device is placed in the IDLE mode until the conversion is complete.

Full Scale Error	±0.25	LSB
Zero Offset Error	±0.25	LSB
Non-Linearity	±1.0	LSB
Differential Non-Linearity	±0.1	LSB
Channel-to-Channel Matching	±0.25	LSB
Repeatability	±0.25	LSB
Temperature Coefficients		
Offset	0.003	LSB/°C
Full Scale	0.003	LSB/°C
Differential Non-Linearity	0.003	LSB/°C
Off Isolation	-80	dB
Feedthrough	-80	dB
V _{CC} Power Supply Rejection	-80	dB
Input Series Resistance	750	Ω
Voltage on Analog Input Pin	ANGND - 0.5	V _{REF} + 0.5
Sampling Capacitor	3	pF
DC Input Leakage	±1	nA

NOTES:
1. An "LSB" as used here has a value of approximately 5 mV. (See Embedded Microcontroller and Processor Handbook for A/D glossary of terms)
2. These values are expected for most parts at 25°C but are not tested or guaranteed.
3. DC to 100 kHz.
4. Multiplexer Break-Before-Make is guaranteed.
5. Resistance from device pin through internal A/D to sample capacitor.
6. These values may be exceeded if the pin current is limited to ±2 mA.
7. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.
8. All conversions performed with processor in IDLE mode.

10-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature	-40	+85	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.00	5.50	V(1)
T _{SAM}	Sample Time	1.0		μs(2)
T _{CONV}	Conversion Time	10.0	20.0	μs(2)
F _{OSC}	Oscillator Frequency	8.0	16.0	MHz

NOTES:

ANGND and V_{SS} should nominally be at the same potential.

1. V_{REF} must be within 0.5V of V_{CC}.

2. The value of AD_TIME is selected to meet these specifications.

10-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

Parameter	Typical(1)	Min	Max	Units*
Resolution		1024 10	1024 10	Levels Bits
Absolute Error		0	±4	LSBs
Full Scale Error	0.25 ± 0.5			LSBs
Zero Offset Error	0.25 ± 0.5			LSBs
Non-Linearity	1.0 ± 2.0		±4	LSBs
Differential Non-Linearity		> -1	+2	LSBs
Channel-to-Channel Matching	±0.1	0	±1.0	LSBs
Repeatability	±0.25	0		LSBs
Temperature Coefficients:				
Offset	0.009			LSB/C
Full Scale	0.009			LSB/C
Differential Non-Linearity	0.009			LSB/C
Off Isolation		-60		dB(2, 3)
Feedthrough	-60			dB(2)
V _{CC} Power Supply Rejection	-60			dB(2)
Input Series Resistance		750	2K	Ω(4)
Voltage on Analog Input Pin		ANGND - 0.5	V _{REF} + 0.5	V(5, 6)
Sampling Capacitor	3			pF
DC Input Leakage	±1	0	±3.0	μA

NOTES:

*An "LSB", as used here has a value of approximately 5 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make is guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

5. These values may be exceeded if the pin current is limited to ±2 mA.

6. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.

7. All conversions performed with processor in IDLE mode.

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature	-40	+85	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.00	5.50	V(1)
T _{SAM}	Sample Time	1.0		μs(2)
T _{CONV}	Conversion Time	7.0	20.0	μs(2)
F _{OSC}	Oscillator Frequency	8.0	16.0	MHz

NOTES:

ANGND and V_{SS} should nominally be at the same potential.

1. V_{REF} must be within 0.5V of V_{CC}.

2. The value of AD_TIME is selected to meet these specifications.

11

8-BIT MODE A/D CHARACTERISTICS (Over the Above Operating Conditions)

Parameter	Typical(1)	Min	Max	Units*
Resolution		256 8	256 8	Level Bits
Absolute Error		0	±1	LSBs
Full Scale Error	±0.5			LSBs
Zero Offset Error	±0.5			LSBs
Non-Linearity		0	±1	LSBs
Differential Non-Linearity		> -1	+1	LSBs
Channel-to-Channel Matching		0	±1.0	LSBs
Repeatability	±0.25			LSBs
Temperature Coefficients:				
Offset	0.003			LSB/C
Full Scale	0.003			LSB/C
Differential Non-Linearity	0.003			LSB/C
Off Isolation		-60		dB(2, 3)
Feedthrough	-60			dB(2)
V _{CC} Power Supply Rejection	-60			dB(2)
Input Series Resistance		750	2K	Ω(4)
Voltage on Analog Input Pin		V _{SS} - 0.5	V _{REF} + 0.5	V(5, 6)
Sampling Capacitor	3			pF
DC Input Leakage	±1	0	±3.0	μA

NOTES:

*An "LSB" as used here, has a value of approximately 20 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make is guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

5. These values may be exceeded if the pin current is limited to ±2 mA.

6. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.

7. All conversions performed with processor in IDLE mode.

PRELIMINARY

11-43

OPERATING CONDITIONS DURING PROGRAMMING

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature during Programming	20	30	°C
V _{CC}	Supply Voltage during Programming	4.5	5.5	V ⁽¹⁾
V _{REF}	Reference Supply Voltage during Programming	4.5	5.5	V ⁽¹⁾
V _{PP}	Programming Voltage	12.25	12.75	V ⁽²⁾
V _{EA}	EA Pin Voltage	12.25	12.75	V ⁽²⁾
F _{OSC}	Oscillator Frequency during Auto and Slave Mode Programming	6.0	8.0	MHz
T _{OSC}	Oscillator Frequency during Run-Time Programming	6.0	12.0	MHz

NOTES:

1. V_{CC} and V_{REF} should nominally be at the same voltage during programming.
2. V_{PP} and V_{EA} must never exceed the maximum specification, or the device may be damaged.
3. V_{SS} and ANGND should nominally be at the same potential (0V).
4. Load capacitance during Auto and Slave Mode programming = 150 pF.

AC EPROM PROGRAMMING CHARACTERISTICS (SLAVE MODE)

Symbol	Parameter	Min	Max	Units
T _{SHLL}	Reset High to First $\overline{\text{PALE}}$ Low	1100		T _{OSC}
T _{LLLH}	$\overline{\text{PALE}}$ Pulse Width	50		T _{OSC}
T _{AVLL}	Address Setup Time	0		T _{OSC}
T _{LLAX}	Address Hold Time	100		T _{OSC}
T _{PLDV}	$\overline{\text{PROG}}$ Low to Word Dump Valid		50	T _{OSC}
T _{PHDX}	Word Dump Data Hold		50	T _{OSC}
T _{DVPL}	Data Setup Time	0		T _{OSC}
T _{PLDX}	Data Hold Time	400		T _{OSC}
T _{PLPH} ⁽¹⁾	$\overline{\text{PROG}}$ Pulse Width	50		T _{OSC}
T _{PHLL}	$\overline{\text{PROG}}$ High to Next $\overline{\text{PALE}}$ Low	220		T _{OSC}
T _{LHPL}	$\overline{\text{PALE}}$ High to $\overline{\text{PROG}}$ Low	220		T _{OSC}
T _{PHPL}	$\overline{\text{PROG}}$ High to Next $\overline{\text{PROG}}$ Low	220		T _{OSC}
T _{PHIL}	$\overline{\text{PROG}}$ High to AINC Low	0		T _{OSC}
T _{ILIH}	AINC Pulse Width	240		T _{OSC}
T _{ILVH}	PVER Hold after AINC Low	50		T _{OSC}
T _{ILPL}	AINC Low to $\overline{\text{PROG}}$ Low	170		T _{OSC}
T _{PHVL}	$\overline{\text{PROG}}$ High to PVER Valid		220	T _{OSC}

NOTE:

1. This specification is for the Word Dump Mode. For programming pulses, use the Modified Quick Pulse Algorithm.


DC EPROM PROGRAMMING CHARACTERISTICS

Symbol	Parameter	Min	Max	Units
I_{PP}	V_{PP} Supply Current (When Programming)		100	mA

NOTE:


Do not apply V_{PP} until V_{CC} is stable and within specifications and the oscillator/clock has stabilized or the device may be damaged.

SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE




11

SLAVE PROGRAMMING MODE IN WORD DUMP WITH AUTO INCREMENT



SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM WITH REPEATED PROG PULSE AND AUTO INCREMENT



87C196MD DESIGN CONSIDERATIONS

When an indirect shift during divide occurs the upper 3 bits of the shift count are not masked completely. If the shift count register has the value $32 * n$ where $n = 1, 3, 5$ or 7 , the operand will be shifted 32 times. This should have resulted in no shift taking place.

8XC196MC to 8XC196MD Design Considerations

8XC196MC and 8XC196MD are pin compatible. However, there were several pins that were not connected (NC) on the 8XC196MC that are I/O pins on

the 8XC196MD. Port 7 is a bidirectional port added to the 8XC196MD. Port 1 has one additional analog or digital input that was connected to V_{SS} on the 8XC196MC. Port 1 also has two additional digital inputs. See 8XC196MC and 8XC196MD Differences Section of this data sheet.

DATA SHEET REVISION HISTORY

This is the initial data sheet (272323-001). It is valid for devices with a "B" at the end of the topside tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

MCS® 51 and MCS® 96 Microcontroller Packaging Information

12



MCS-51 and MCS-96 Packaging Information

PAGE

12-3

12-4

12-5

12-6

12-7

12-8

12-9

12-10

12-11

12-12

12-13

12-14

MCS[®]-51 and MCS[®]-96 Packaging Information

CONTENTS

Product Identification Codes

40-Lead Plastic DIP

40-Lead Ceramic DIP

44-Lead QFP

48-Lead Plastic DIP

48-Lead Ceramic DIP

64-Lead Plastic Shrink DIP

68-Lead LCC

68-Lead PGA

80-Lead QFP

100-Lead PQFP

144/160/184-Lead PLCC

12

October 1991

Order Number: 272118-001

12-1

CONTENTS

PAGE

Product Identification Codes	12-3
40-Lead Plastic DIP	12-4
40-Lead Cerdip	12-5
44-Lead QFP	12-6
48-Lead Plastic DIP	12-7
48-Lead Ceramic DIP	12-8
64-Lead Plastic Shrink DIP	12-9
68-Lead LCC	12-10
68-Lead PGA	12-11
80-Lead QFP	12-12
100-Lead PQFP	12-13
44/52/68/84-Lead PLCC	12-14

Up to 15 Alphanumeric Characters
for Device Types

Up to 6 Alphanumeric Characters to
Show Customer Specific Requirements

Package Type

- A - Ceramic Pin Grid Array
 - C - Ceramic Dual In-Line Package
 - D - Cerdip Dual In-Line Package
 - KU - Plastic Quad Flatpack Package, Fine Pitch, Die Up
 - N - Plastic Leaded Chip Carrier
 - P - Plastic Dual In-Line Package
 - R - Ceramic Leadless Chip Carrier
 - S - Quad Flatpack Package
 - U - Plastic Dual In-Line Package (Shrink)
- L - Indicates extended operating temperature range (-40°C to $+85^{\circ}\text{C}$) express product with 160 ± 8 hrs. dynamic burn-in.
- Q - Indicates commercial temperature range (0°C to 70°C) express product with 160 ± 8 hrs. dynamic burn-in
- T - Indicates extended temperature range (-40°C to $+85^{\circ}\text{C}$) express product without burn-in.


272118-12

EXAMPLES:

N80C196KR	PLCC, 16 MHz, Commercial Temperature Range
LN87C54	PLCC, 12 MHz, Extended Temperature Range (Express)

12


40-LEAD PLASTIC DUAL IN-LINE PACKAGE (TYPE N)



Family: Plastic Dual In-Line Package		
Symbol	Millimeters Approx*	Inches Approx*
A	5	0.2
D	53	2.1
E	16	0.6
e ₁	2.5	0.10
L	3	0.1

*For exact dimensions consult the Packaging Handbook (#240800).

40-LEAD CERDIP DUAL IN-LINE PACKAGE (TYPE D)




272118-2

Family: Cerdip Dual In-Line Package		
Symbol	Millimeters Approx*	Inches Approx*
A	5.8	0.2
D	53	2.1
E	16	0.6
e_1	2.5	0.10
L	3	0.1

*For exact dimensions consult the Packaging Handbook (#240800).

44-LEAD QUAD FLATPACK PACKAGE (TYPE S) **VARIATION: SQUARE**




272118-3

Family: Quad Flatpack Package	
Symbol	Millimeters Approx*
A	3
D	13
E	13
e ₁	0.8

*For exact dimensions consult the Packaging Handbook (#240800).

48-LEAD PLASTIC DUAL IN-LINE PACKAGE (TYPE N)




272118-4

Family: Plastic Dual In-Line Package		
Symbol	Millimeters Approx*	Inches Approx*
A	5	0.2
D	62	2.5
E	16	0.6
e ₁	2.5	0.1
L	3	0.1

*For exact dimensions consult the Packaging Handbook (#240800).

48-LEAD CERAMIC DUAL IN-LINE PACKAGE (TYPE C)



272118-5


Family: Ceramic Side Braze Dual In-Line		
Symbol	Millimeters Approx*	Inches Approx*
A	6(1)	0.2(1)
A	7(2)	0.3(2)
D	62	2.5
E	16	0.6
e ₁	2.5	0.1
L	3	0.1

NOTES:

1. Solid LID
2. EPROM LID

*For exact dimensions consult the Packaging Handbook (#240800).

64-LEAD PLASTIC DUAL IN-LINE PACKAGE (SHRINK) (TYPE U)



272118-6


12

Family: Plastic Dual In-Line Package		
Symbol	Millimeters Approx*	Inches Approx*
A	6	0.3
D	59	2.3
E ₁	18	0.7
e ₁	1.8	0.07
L	3	0.1

*For exact dimensions consult the Packaging Handbook (#240800).



68-CERAMIC LEADLESS CHIP CARRIER (TYPE R)
VARIATION: B




272118-7

Family: Ceramic Leadless Chip Carrier		
Symbol	Millimeters Approx*	Inches Approx*
A	3	0.1
D	25	1.0
E	25	1.0
e	1.3	0.05
L	1	0.1

*For exact dimensions consult the Packaging Handbook (#240800).

68-LEAD CERAMIC PIN GRID ARRAY PACKAGE (TYPE A)




12

Family: Ceramic Pin Grid Array Package		
Symbol	Millimeters Approx*	Inches Approx*
A	5	0.2
D	30	1.2
e ₁	2.5	0.1
L	2	0.1

*For exact dimensions consult the Packaging Handbook (#240800).


80-LEAD QUAD FLATPACK PACKAGE (TYPE S)
VARIATION: RECTANGULAR



Family: Quad Flatpack Package		272118-9
Symbol	Millimeters Approx*	
A	3	
D	25	
E	19	
e ₁	0.8	

*For exact dimensions consult the Packaging Handbook (#240800).


100-LEAD PLASTIC QUAD FLATPACK PACKAGE (TYPE KU)



Family: Plastic Quad Flatpack (0.025 Inch (0.635mm) Pitch)			
Symbol	Description	Inches Approx*	Millimeters Approx*
A	Package Height	0.2	5
D, E	Terminal Dimension	0.9	23

*For exact dimensions consult the Packaging Handbook (#240800).

44/52/68/84-LEAD PLASTIC LEADED CHIP CARRIER (TYPE N)



272118-11

Family: Plastic Leaded Chip Carrier—Square		
Symbol	44-Lead	
	Millimeters Approx*	Inches Approx*
A	5	0.2
D	18	0.7
E	18	0.7

Family: Plastic Leaded Chip Carrier—Square						
Symbol	Millimeters Approx*			Inches Approx*		
	68-Lead	52-Lead	84-Lead	68-Lead	52-Lead	84-Lead
A	5	5	5	0.2	0.2	0.2
D	26	21	31	1.0	0.8	1.2
E	26	21	31	1.0	0.8	1.2

*For exact dimensions consult the Packaging Handbook (#240800).